WO2001075970A2 - Element and method for connecting constituents of an electronic assembly - Google Patents

Element and method for connecting constituents of an electronic assembly Download PDF

Info

Publication number
WO2001075970A2
WO2001075970A2 PCT/CH2001/000202 CH0100202W WO0175970A2 WO 2001075970 A2 WO2001075970 A2 WO 2001075970A2 CH 0100202 W CH0100202 W CH 0100202W WO 0175970 A2 WO0175970 A2 WO 0175970A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
constituents
openings
electrically conducting
conducting elements
Prior art date
Application number
PCT/CH2001/000202
Other languages
French (fr)
Other versions
WO2001075970A3 (en
Inventor
Walter Schmidt
Original Assignee
Dyconex Patente Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dyconex Patente Ag filed Critical Dyconex Patente Ag
Priority to PCT/CH2001/000202 priority Critical patent/WO2001075970A2/en
Priority to AU2001242205A priority patent/AU2001242205A1/en
Publication of WO2001075970A2 publication Critical patent/WO2001075970A2/en
Publication of WO2001075970A3 publication Critical patent/WO2001075970A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0203Fillers and particles
    • H05K2201/0206Materials
    • H05K2201/0209Inorganic, non-metallic particles
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10378Interposers
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the invention relates to an element and a method for connecting constituents of an electronic assembly with passive and/or active components such as integrated circuits.
  • thermally conduction material must be an excellent electrical insulator not causing problems with electrical shorts between the narrow spaced connections over the complete time of life.
  • the use of such material together with modern array assemblies is almost not feasible, because the material would also form an insulation layer between the solder balls and the connection pads on the PCB/HDI.
  • Thermal connections are not only an issue concerning the connection of Integrated Circuits to PCB/HDIs, but also concerning connections between other constituents of a package. They may e.g. be an important subject in if, according to a Separation Of Functions (SOF) philosophy, a possibly flexible PCB or HDI is mounted on a hard element such as a core serving as heat sink.
  • SOF Separation Of Functions
  • the element and the method should further enable an economical and flexible way to connect the constituents.
  • the invention is essentially characterized in that an interface element for connecting constituents of an electronic assembly is provided, which element comprises a layer of dielectric material with a regular array of openings forming through connections, and electrically conducting elements placed in the openings for electrically connecting components arranged on each side of the layer.
  • the through connections formed by the openings filled with conductor material are generally arranged in a regular pattern in order to make the interface element usable for a variety of different assemblies and different functions within assemblies.
  • the electrically conducting elements are thus arranged within this foil in a given pitch. Accordingly, the interface element may be produced in a family of different versions, which match with the various types of packages. There, however, may be alternative, special cases for which an interface element with a specific structure of openings is fabricated to serve a particular purpose and be brought into line with the conductor pads etc. of the constituents to be connected.
  • the interface elements are usable for a variety of different packages or assemblies.
  • identical or similar interface elements can also be used for different interfaces within the same assembly.
  • a first example of an application concerns the mounting of active and/or passive components on an electrical connecting element (e.g. a PCB/HDI).
  • the interface element according to the invention can be placed between components and the electrical connecting element.
  • the interface element may be sold already mounted onto the IC chips and does not have to be assembled during the ordinary population of a PCB/HDI substrate.
  • Array packages often have standardized pitches of currently e.g. 1,25 mm, 1 mm, 0.8 mm or 0.5 mm.
  • the alignment of the interface element against the contact pads on the PCB/HDI may be critical.
  • the thus required dimensional stability may be achieved by this interface element e.g. if the dielectric layer is a thin central foil which is perforated in the desired regular array pattern.
  • a second group of examples of applications of the interface element according to the invention concerns different parts of an electrical connecting element.
  • the interface element may e.g. be placed between a foil (multi-) layer and a rigid substrate core serving as heat sink or between other parts of an electrical connecting element.
  • Special examples of such parts are e.g. power supply boards described in an application of the same applicant and based on the same priority application. If the interface element is placed between a rigid substrate core and a foil PCB/HDI, a simultaneous mechanical, electrical and thermal connection is enabled. In such a case, the pitch between the electrically conducting elements can in many cases be relatively large compared to an interface element used to connect active and/or passive components to a PCB/HDI.
  • the interface element may comprise a flexible and at least slightly compressible dielectric material and thus be an 'interface mat' or a 'Mechanical, Electrical and Thermal Interface Mat (METIM)'.
  • METIM 'Mechanical, Electrical and Thermal Interface Mat
  • the interface element should preferably stick to the constituents between which it forms an interface. To this end, one of the following three possibilities may be chosen for the dielectric material:
  • the dielectric material by be a foil plus an adhesive layer.
  • foil material any dielectric material, preferably with high thermal conductivity, can be used.
  • the dielectric layer may, as an alternative be made of a thermoplastic foil material which has the property of being itself an adhesive. Examples for such materials comprise the increasingly important Liquid Crystal Polymers (LCPs) with their excellent characteristics including their heat resistance.
  • the dielectric material may also be a preferably fiber reinforced duroplastic material such as fiber reinforced epoxy resin, a polyimide, etc..
  • the adhesion is then achieved by curing the material when the assembly is mounted.
  • the curable material is e.g. highly filled with a powder of inorganic material with high thermal conductivity, like Aluminum Oxide, Aluminum Nitride or hexagonal Boron Nitride.
  • the electrically conducting elements provide for the electrical interconnection and also for a good portion of the thermal extraction by helping to conduct heat across the bonding film. These elements may further act as a stand-off. Placed between an active and/or passive component and an PCB/HDI they may e.g. provide a certain compliance between the component and the PCB/HDI, which helps to reduce stress on the solder joints, built up by a mismatch of the CTE of the component and the board itself. In addition, the resin matrix replaces an under-fill, which is usually necessary to reduce the stress also and to increase the reliability to an acceptable level.
  • the electrically conducting elements may comprise a solder material surface or be entirely made of solder material. If the interface element is mounted at a somewhat elevated temperature, e.g. a temperature around 150°C-400°C, the solder material therefore may form a reliable electrical connection between the electrically conducting elements and the joints to be contacted. If the solder material sticks to the elements it has to contact electrically it also contributes to the sticking effect of the entire interface element.
  • the shape of the material defined by the shape of the openings is for instance a ball shape or a cylinder shape. If the openings are cylinder shape, the 'vertical' positioning of the conducting elements, i.e. the dimensioning and positioning in the - 0 -
  • the electrically conducting elements may be glued into the openings by the adhesive material. However, depending on the dielectric and conducting materials and on the shape of the openings, such gluing may be unnecessary.
  • the interface element can be fabricated as a standard, off-the- shelf item. For this reason, it can be used for a variety of packages or assemblies. It can therefore be produced in large quantities and is apart from its technical advantages, also a progress from the economical point of view.
  • interface element (or the METIM) can be disconnected from the constituents by a shock cooling process. Its use therefore provides a contribution to the ecologically and economically favorable recycling concept.
  • FIG. 1 shows a view onto a schematically drawn interface mat
  • Figure 2 represents a cross section through part of the embodiment of Figure 1
  • Figure 3 shows an analogous cross section a part of an other embodimentd of an interface mat
  • Figures 4a and 4b represent cross sections through variations of the embodiment of figure 3
  • Figure 5 very schematically shows the principle of an exemplary fabrication method of an interface element
  • Figure 6 - also schematically - shows a batch of produced interface elements.
  • the interface element 1 of Figure 1 is a mechanical, electrical, thermal interface mat (METIM). It comprises a dielectric layer 2 and openings within this dielectric layers with electrically conducting elements 3 arranged in a given pitch.
  • the thickness of the layer and thus of the entire interface element is preferably between 15 ⁇ m and 200 ⁇ m and for instance between 25 ⁇ m and 100 ⁇ m.
  • the distance between two neighboring electrically conducting elements (the pitch) is preferably between 0.05 mm and 5 mm. If the interface element is to be used for connecting circuit components to a PCB/HDI, the pitch may be adapted to standardized pitches of array packages, currently e.g. 1.25 mm, 1 mm, 0.8 mm, and 0.5 mm, in the future probably less.
  • the pitch generally may be adapted to the function of the interface element.
  • the pitch may be chosen to be bigger. As an example, it may then be in the range of 0.5 - 5 mm, e.g. 2 mm.
  • Figure 2 represents a schematic cross section through the embodiment of the interface element of Fig. 1.
  • the electrically conducting elements according to this embodiment are solder balls comprising a copper core 5 and a solder outer covering - o -
  • the interface element - or interface mat - comprises an alignment core 9 being a thin central foil which is perforated in the desired array pattern.
  • the alignment core 9 is for instance a foil of curable inorganic material, like epoxy resin, polyimide, etc. or of a thermoplastic material.
  • the material may be filled with a powder of inorganic material with high thermal conductivity such as aluminum oxide, aluminum nitride or hexagonal boron nitride.
  • the alignment core 9 is on both sides covered by a layer 11 of a curable adhesive.
  • the curable adhesive serves for fixing the constituents to be connected to the mat, but also to fix the electrically conducting elements.
  • the interface mat 21 comprises a layer 22 of a dielectric material which is perforated in a pattern of cylindrical openings.
  • the material of the layer 22 may be a curable organic material, possibly filled with inorganic material with a high thermal conductivity.
  • the curable organic material serves as alignment core and as adhesive for detachably fixing the constituents to each other at the same time.
  • the layer material may also be a thermoplastic material, e.g. a liquid crystal polymer (LCP), or possibly a mixture of electrically insulating materials comprising a thermoplastic component.
  • LCP liquid crystal polymer
  • the electrically conducting elements 23 are e.g. copper columns which may on both faces be covered with a solder layer 24. They, however, may be made of any other electrically conducting material or combination of electrically conducting materials, e.g. they may be entirely made of solder material.
  • FIGs 4a and 4b variations of the dimensioning and positioning of the cylindrical electrically conducting elements 23', 23" in the direction perpendicular to the foil sheet plane are shown.
  • the column 23' being a. copper columns with solder coverings 24' protrudes on one side from the layer surface. If a constituent is pressed onto the mat, the column is displaced, deformed and/ore fused with an element to be contacted.
  • the column 23" has a height which is slightly less than the layer thickness. It contacts the elements to be contacted only when the mat is compressed.
  • the set-up of Figure 4b is preferably chosen if the column is relatively hard and not deformable, e.g. if it is a copper column.
  • the device 41 for manufacturing interface elements comprises a cylindrical drum 43.
  • the drum comprises a surface of an acid resistant polished material, e.g. of a surface of polished high-grade steel.
  • the device further comprises a copper anode 45 which in the figure is only schematically shown.
  • Power supply means 47 serve for generating a plating voltage between the anode and the drum 43.
  • a flexible dielectric layer 49 slightly sticking to the drum 43, namely a LCP layer or a layer of an other appropriate polymer material, can be guided and transported by rotating the drum in the direction indicated by the arrow.
  • the layer comprises a regular pattern of cylindrical openings 51. If a voltage is applied between anode and drum, the cylindrical openings are slowly filled with copper, forming copper columns as electrically conducting elements. Due to the polished drum surface, the dielectric layer may easily be removed from the drum. The copper columns in the more or less completely filled holes may in a subsequent step be provided with solder coverings.
  • the LCP layer 49 comprises preferably a pattern of a plurality of substrates 53 for interface elements, each substrate comprising a pattern of openings 51.

Abstract

An interface element (1) for a standardized connecting constituents of an assembly with integrated circuits replaces conventional connecting ICs to Power supply boards by electrically insulating foils or pasted. It may further be used as interface mat between different components of an electrical connecting element, e.g. a foil like PCB/HDI and a hard core serving as heat sink. It comprises a layer (2) of dielectric material with a pattern of regularly arranged through openings, and electrically conducting elements (3) placed in these openings for electrically connecting constituents of an assembly arranged on each side of the layer, the elements forming through connections.

Description

ELEMENT AND METHOD FOR CONNECTING CONSTITUENTS OF AN ELECTRONIC ASSEMBLY
The invention relates to an element and a method for connecting constituents of an electronic assembly with passive and/or active components such as integrated circuits.
In modern circuit board assemblies, packaging density and operating frequency as well as overall functionality of electronic systems is more and more increased. In these assemblies, heat dissipation becomes a challenge. In particular, the thermal coupling of Integrated Circuits (ICs) to the Printed Circuit Board or High Density Interconnect (PCB/HDI) is very important. To decrease the thermal resistance across an air gap between the IC and the PCB/HDI, special heat conducting and electrically insulating foils or pastes can be put underneath the IC. This technology has various disadvantages.
First, the placement has to be accurate, and this requires special equipment or costly manual handling procedures. Secondly, the thermally conduction material must be an excellent electrical insulator not causing problems with electrical shorts between the narrow spaced connections over the complete time of life. The use of such material together with modern array assemblies is almost not feasible, because the material would also form an insulation layer between the solder balls and the connection pads on the PCB/HDI. Thermal connections are not only an issue concerning the connection of Integrated Circuits to PCB/HDIs, but also concerning connections between other constituents of a package. They may e.g. be an important subject in if, according to a Separation Of Functions (SOF) philosophy, a possibly flexible PCB or HDI is mounted on a hard element such as a core serving as heat sink.
It is therefore an object of the invention to provide an element and a method for connecting constituents of an assembly with integrated circuits which provide a satisfactory thermal connection between the constituents and overcome drawbacks of prior art thermal connections, and which especially allow the use of array assemblies. The element and the method should further enable an economical and flexible way to connect the constituents.
These objects are achieved by the invention as defined in the claims.
The invention is essentially characterized in that an interface element for connecting constituents of an electronic assembly is provided, which element comprises a layer of dielectric material with a regular array of openings forming through connections, and electrically conducting elements placed in the openings for electrically connecting components arranged on each side of the layer.
The through connections formed by the openings filled with conductor material are generally arranged in a regular pattern in order to make the interface element usable for a variety of different assemblies and different functions within assemblies. The electrically conducting elements are thus arranged within this foil in a given pitch. Accordingly, the interface element may be produced in a family of different versions, which match with the various types of packages. There, however, may be alternative, special cases for which an interface element with a specific structure of openings is fabricated to serve a particular purpose and be brought into line with the conductor pads etc. of the constituents to be connected.
The interface elements are usable for a variety of different packages or assemblies. In addition, identical or similar interface elements can also be used for different interfaces within the same assembly.
A first example of an application concerns the mounting of active and/or passive components on an electrical connecting element (e.g. a PCB/HDI). The interface element according to the invention can be placed between components and the electrical connecting element. For instance, the interface element may be sold already mounted onto the IC chips and does not have to be assembled during the ordinary population of a PCB/HDI substrate.
The concept of the interface element according to the invention used in this way is also well in line with state of the art array packages. Array packages often have standardized pitches of currently e.g. 1,25 mm, 1 mm, 0.8 mm or 0.5 mm.
If the interface element is placed between active or passive components and a PCB/HDI, the alignment of the interface element against the contact pads on the PCB/HDI may be critical. The thus required dimensional stability may be achieved by this interface element e.g. if the dielectric layer is a thin central foil which is perforated in the desired regular array pattern.
A second group of examples of applications of the interface element according to the invention concerns different parts of an electrical connecting element. The interface element may e.g. be placed between a foil (multi-) layer and a rigid substrate core serving as heat sink or between other parts of an electrical connecting element. Special examples of such parts, the implementation of which follows the SOF philosophy are e.g. power supply boards described in an application of the same applicant and based on the same priority application. If the interface element is placed between a rigid substrate core and a foil PCB/HDI, a simultaneous mechanical, electrical and thermal connection is enabled. In such a case, the pitch between the electrically conducting elements can in many cases be relatively large compared to an interface element used to connect active and/or passive components to a PCB/HDI.
The interface element may comprise a flexible and at least slightly compressible dielectric material and thus be an 'interface mat' or a 'Mechanical, Electrical and Thermal Interface Mat (METIM)'.
The interface element should preferably stick to the constituents between which it forms an interface. To this end, one of the following three possibilities may be chosen for the dielectric material:
The dielectric material by be a foil plus an adhesive layer. As foil material, any dielectric material, preferably with high thermal conductivity, can be used.
- The dielectric layer may, as an alternative be made of a thermoplastic foil material which has the property of being itself an adhesive. Examples for such materials comprise the increasingly important Liquid Crystal Polymers (LCPs) with their excellent characteristics including their heat resistance. The dielectric material may also be a preferably fiber reinforced duroplastic material such as fiber reinforced epoxy resin, a polyimide, etc.. The adhesion is then achieved by curing the material when the assembly is mounted. The curable material is e.g. highly filled with a powder of inorganic material with high thermal conductivity, like Aluminum Oxide, Aluminum Nitride or hexagonal Boron Nitride.
The electrically conducting elements provide for the electrical interconnection and also for a good portion of the thermal extraction by helping to conduct heat across the bonding film. These elements may further act as a stand-off. Placed between an active and/or passive component and an PCB/HDI they may e.g. provide a certain compliance between the component and the PCB/HDI, which helps to reduce stress on the solder joints, built up by a mismatch of the CTE of the component and the board itself. In addition, the resin matrix replaces an under-fill, which is usually necessary to reduce the stress also and to increase the reliability to an acceptable level.
The electrically conducting elements may comprise a solder material surface or be entirely made of solder material. If the interface element is mounted at a somewhat elevated temperature, e.g. a temperature around 150°C-400°C, the solder material therefore may form a reliable electrical connection between the electrically conducting elements and the joints to be contacted. If the solder material sticks to the elements it has to contact electrically it also contributes to the sticking effect of the entire interface element.
The shape of the material defined by the shape of the openings is for instance a ball shape or a cylinder shape. If the openings are cylinder shape, the 'vertical' positioning of the conducting elements, i.e. the dimensioning and positioning in the - 0 -
direction perpendicular to the foil sheet plane, can be adapted to requirements and to the flexibility of dielectric material.
The electrically conducting elements may be glued into the openings by the adhesive material. However, depending on the dielectric and conducting materials and on the shape of the openings, such gluing may be unnecessary.
As already mentioned, the interface element can be fabricated as a standard, off-the- shelf item. For this reason, it can be used for a variety of packages or assemblies. It can therefore be produced in large quantities and is apart from its technical advantages, also a progress from the economical point of view.
Ideally, interface element (or the METIM) can be disconnected from the constituents by a shock cooling process. Its use therefore provides a contribution to the ecologically and economically favorable recycling concept.
In the following, examples of the invention are described with reference to drawings. In the drawings:
- Figure 1 shows a view onto a schematically drawn interface mat,
Figure 2 represents a cross section through part of the embodiment of Figure 1
Figure 3 shows an analogous cross section a part of an other embodimentd of an interface mat, Figures 4a and 4b represent cross sections through variations of the embodiment of figure 3,
Figure 5 very schematically shows the principle of an exemplary fabrication method of an interface element, and
Figure 6 - also schematically - shows a batch of produced interface elements.
The interface element 1 of Figure 1 is a mechanical, electrical, thermal interface mat (METIM). It comprises a dielectric layer 2 and openings within this dielectric layers with electrically conducting elements 3 arranged in a given pitch. The thickness of the layer and thus of the entire interface element is preferably between 15 μm and 200 μm and for instance between 25 μm and 100 μm. The distance between two neighboring electrically conducting elements (the pitch) is preferably between 0.05 mm and 5 mm. If the interface element is to be used for connecting circuit components to a PCB/HDI, the pitch may be adapted to standardized pitches of array packages, currently e.g. 1.25 mm, 1 mm, 0.8 mm, and 0.5 mm, in the future probably less. The pitch generally may be adapted to the function of the interface element. As an example, if the interface element is to be placed between components of an electrical connecting element, i.e. between a hard core and a foil like HDI substrate or between other components of the same connecting element, the pitch may be chosen to be bigger. As an example, it may then be in the range of 0.5 - 5 mm, e.g. 2 mm.
Figure 2 represents a schematic cross section through the embodiment of the interface element of Fig. 1. The electrically conducting elements according to this embodiment are solder balls comprising a copper core 5 and a solder outer covering - o -
7. Due to the copper, the thermal and electrical conductivity of the solder balls, and thus the thermal conductivity of the entire interface element, are enhanced. The interface element - or interface mat - comprises an alignment core 9 being a thin central foil which is perforated in the desired array pattern. The alignment core 9 is for instance a foil of curable inorganic material, like epoxy resin, polyimide, etc. or of a thermoplastic material. The material may be filled with a powder of inorganic material with high thermal conductivity such as aluminum oxide, aluminum nitride or hexagonal boron nitride. The alignment core 9 is on both sides covered by a layer 11 of a curable adhesive. The curable adhesive serves for fixing the constituents to be connected to the mat, but also to fix the electrically conducting elements.
In Figure 3, a cross section through a further embodiment of the interface element is shown. The interface mat 21 comprises a layer 22 of a dielectric material which is perforated in a pattern of cylindrical openings. The material of the layer 22 may be a curable organic material, possibly filled with inorganic material with a high thermal conductivity. The curable organic material serves as alignment core and as adhesive for detachably fixing the constituents to each other at the same time. As an alternative, the layer material may also be a thermoplastic material, e.g. a liquid crystal polymer (LCP), or possibly a mixture of electrically insulating materials comprising a thermoplastic component. The properties of LCPs, as examples, makes this group of materials highly for being used for an interface mat. These materials, upon being heated, tend to be slightly adhesive, so that the use of a separate adhesive layer is not required. In addition, these materials are slightly elastically deformable, so that, if the constituents are pressed into the mat, a mechanical connection is created. Also other properties of the LCPs (heat conductivity, heat resistance, etc.) make them highly suited for the purpose. The electrically conducting elements 23 are e.g. copper columns which may on both faces be covered with a solder layer 24. They, however, may be made of any other electrically conducting material or combination of electrically conducting materials, e.g. they may be entirely made of solder material. In Figures 4a and 4b, variations of the dimensioning and positioning of the cylindrical electrically conducting elements 23', 23" in the direction perpendicular to the foil sheet plane are shown. The column 23' being a. copper columns with solder coverings 24' protrudes on one side from the layer surface. If a constituent is pressed onto the mat, the column is displaced, deformed and/ore fused with an element to be contacted. The column 23" has a height which is slightly less than the layer thickness. It contacts the elements to be contacted only when the mat is compressed. The set-up of Figure 4b is preferably chosen if the column is relatively hard and not deformable, e.g. if it is a copper column.
Of course, also combinations of the above set-ups or different set-ups can be used. Especially, also electrically connecting element shapes that differ from the above described shapes can be used, e.g. elliptical or truncated elliptical shapes.
With reference to Figures 5 and 6, features of a possible manufacturing process of one embodiment of the invention are shortly described. The device 41 for manufacturing interface elements comprises a cylindrical drum 43. The drum comprises a surface of an acid resistant polished material, e.g. of a surface of polished high-grade steel. During the manufacturing process the drum 43 is partially immersed in an electrolyte liquid 44. The device further comprises a copper anode 45 which in the figure is only schematically shown. Power supply means 47 serve for generating a plating voltage between the anode and the drum 43. A flexible dielectric layer 49 slightly sticking to the drum 43, namely a LCP layer or a layer of an other appropriate polymer material, can be guided and transported by rotating the drum in the direction indicated by the arrow. The layer comprises a regular pattern of cylindrical openings 51. If a voltage is applied between anode and drum, the cylindrical openings are slowly filled with copper, forming copper columns as electrically conducting elements. Due to the polished drum surface, the dielectric layer may easily be removed from the drum. The copper columns in the more or less completely filled holes may in a subsequent step be provided with solder coverings.
As can be seen in Figure 6, the LCP layer 49 comprises preferably a pattern of a plurality of substrates 53 for interface elements, each substrate comprising a pattern of openings 51. By finally separating the different substrates from each other, a plurality of interface mats can be produced in one step.

Claims

WHAT IS CLAIMED IS:
1. Interface element (1, 21) for connecting constituents of an electronic assembly comprising a layer (2, 22) of dielectric material, the layer having a pattern of regularly arranged openings, said openings forming through connections, and electrically conducting elements (3, 23, 23', 23") placed in said openings for electrically connecting constituents arranged on each side of the layer.
2. Element according to claim 1 wherein the dielectric layer (2, 22) of dielectric material is at least partially made of a curable organic dielectric material filled with a powder of inorganic material with high thermal conductivity.
3. Element according to claim 1 or 2, the layer (2, 22) of dielectric material having a surface which comprises adhesion means for mechanically fixing the constituents to each other.
4. Element according to any one of the preceding claims wherein the electrically conducting elements (3, 23, 23', 23") comprise a surface (7, 24, 24', 24") of a solder material.
5. Element according to any one of the preceding claims wherein the electrically conducting elements (23, 23', 23") are cylindrical.
6. Element according to any one of the preceding claims, the layer (2, 22) of dielectric material being slightly compressible.
7. Method for connecting constituents of an electronic, the constituents having joints at standardized places, the method comprising the steps of providing an interface element (1, 21) with a layer (2, 22) of dielectric material, the layer having a pattern of regularly arranged openings, distances between some of said openings corresponding to distances between joints of the constituents, said openings forming through connections and being filled with electrically conducting elements (3, 23, 23', 23"), pressing said constituents on different sides of said layer so that a reliable electrical contact is formed between the joints of the constituents and some of the electrically conducting elements.
A method according to claim 7, wherein the layer (2, 22) of dielectric material comprises curable material being cured simultaneously to the pressing of the constituents on the layer.
9. A method according to claim 7 or 8, wherein the electrically conducting elements are soldered or welded to joints of the constituents to be connected.
PCT/CH2001/000202 2000-03-31 2001-03-30 Element and method for connecting constituents of an electronic assembly WO2001075970A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/CH2001/000202 WO2001075970A2 (en) 2000-03-31 2001-03-30 Element and method for connecting constituents of an electronic assembly
AU2001242205A AU2001242205A1 (en) 2000-03-31 2001-03-30 Element and method for connecting constituents of an electronic assembly

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US19337000P 2000-03-31 2000-03-31
US60/193,370 2000-03-31
PCT/CH2001/000202 WO2001075970A2 (en) 2000-03-31 2001-03-30 Element and method for connecting constituents of an electronic assembly

Publications (2)

Publication Number Publication Date
WO2001075970A2 true WO2001075970A2 (en) 2001-10-11
WO2001075970A3 WO2001075970A3 (en) 2002-02-28

Family

ID=42830464

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CH2001/000202 WO2001075970A2 (en) 2000-03-31 2001-03-30 Element and method for connecting constituents of an electronic assembly

Country Status (2)

Country Link
AU (1) AU2001242205A1 (en)
WO (1) WO2001075970A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1122781A2 (en) * 2000-02-01 2001-08-08 Mitsubishi Denki Kabushiki Kaisha High-density mounted device employing an adhesive sheet

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0560072A2 (en) * 1992-03-13 1993-09-15 Nitto Denko Corporation Anisotropic electrically conductive adhesive film and connection structure using the same
US5474458A (en) * 1993-07-13 1995-12-12 Fujitsu Limited Interconnect carriers having high-density vertical connectors and methods for making the same
EP0810649A2 (en) * 1996-05-28 1997-12-03 Motorola, Inc. Method for coupling substrates and structure
EP0854506A2 (en) * 1987-03-04 1998-07-22 Canon Kabushiki Kaisha Electrically connecting member and electric circuit member
US6015081A (en) * 1991-02-25 2000-01-18 Canon Kabushiki Kaisha Electrical connections using deforming compression
US6034437A (en) * 1997-06-06 2000-03-07 Rohm Co., Ltd. Semiconductor device having a matrix of bonding pads

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0854506A2 (en) * 1987-03-04 1998-07-22 Canon Kabushiki Kaisha Electrically connecting member and electric circuit member
US6015081A (en) * 1991-02-25 2000-01-18 Canon Kabushiki Kaisha Electrical connections using deforming compression
EP0560072A2 (en) * 1992-03-13 1993-09-15 Nitto Denko Corporation Anisotropic electrically conductive adhesive film and connection structure using the same
US5474458A (en) * 1993-07-13 1995-12-12 Fujitsu Limited Interconnect carriers having high-density vertical connectors and methods for making the same
EP0810649A2 (en) * 1996-05-28 1997-12-03 Motorola, Inc. Method for coupling substrates and structure
US6034437A (en) * 1997-06-06 2000-03-07 Rohm Co., Ltd. Semiconductor device having a matrix of bonding pads

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1122781A2 (en) * 2000-02-01 2001-08-08 Mitsubishi Denki Kabushiki Kaisha High-density mounted device employing an adhesive sheet
EP1122781A3 (en) * 2000-02-01 2003-05-02 Mitsubishi Denki Kabushiki Kaisha High-density mounted device employing an adhesive sheet

Also Published As

Publication number Publication date
AU2001242205A1 (en) 2001-10-15
WO2001075970A3 (en) 2002-02-28

Similar Documents

Publication Publication Date Title
KR100987688B1 (en) Printed wiring board and method for manufacturing printed wiring board
US8238109B2 (en) Flex-rigid wiring board and electronic device
US5428190A (en) Rigid-flex board with anisotropic interconnect and method of manufacture
KR100377088B1 (en) Module with built-in circuit parts and manufacturing method thereof
KR100507791B1 (en) Electric component embedded module and method of manufacturing the same
US6329610B1 (en) Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board
JP4504798B2 (en) Multistage semiconductor module
US20090046441A1 (en) Wiring board for mounting semiconductor device, manufacturing method of the same, and wiring board assembly
US6519161B1 (en) Molded electronic package, method of preparation and method of shielding-II
US20100051326A1 (en) Flex-rigid wiring board and electronic device
CN101316485B (en) Electronic component module and method of manufacturing the same
JPH11220262A (en) Circuit part built-in module and manufacture thereof
KR20060050893A (en) Multi-layer board manufacturing method
TW200908819A (en) Wiring substrate with reinforcing member
KR100898451B1 (en) Method of manufacturing circuit board and communication appliance
KR20080046133A (en) Flexible printed wiring board and method for manufacturing same
JP2005191156A (en) Wiring plate containing electric component, and its manufacturing method
US7248482B2 (en) Module with built-in circuit component and method for producing the same
JP2003188340A (en) Part incorporating module and its manufacturing method
JP2000243864A (en) Semiconductor device, its manufacture, circuit board and electronic apparatus
JP4870501B2 (en) Manufacturing method of electronic component built-in substrate
JP2004273853A (en) Chip component with resin layer, component built-in module employing the same, and manufacturing method of them
WO2001075970A2 (en) Element and method for connecting constituents of an electronic assembly
CN108305864B (en) Terminal with a terminal body
US9673063B2 (en) Terminations

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 69(1) EPC

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP