WO2001084600A1 - Process perturbation to measured-modeled method for semiconductor device technology modeling - Google Patents
Process perturbation to measured-modeled method for semiconductor device technology modeling Download PDFInfo
- Publication number
- WO2001084600A1 WO2001084600A1 PCT/US2001/013346 US0113346W WO0184600A1 WO 2001084600 A1 WO2001084600 A1 WO 2001084600A1 US 0113346 W US0113346 W US 0113346W WO 0184600 A1 WO0184600 A1 WO 0184600A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- model
- semiconductor device
- measured
- recited
- parameter
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/316—Testing of analog circuits
Definitions
- the present invention relates to a method for modeling semiconductor devices and more particularly to a method for modeling based upon a process perturbation to measured-to- modeled experimentation method for modeling semiconductor devices.
- Statistical modeling employs device models and circuit simulation while empirical modeling uses measured data.
- Such statistical models include Monte Carlo statistical models, correlated statistical models, boundary models and database models.
- Monte Carlo statistical models allow device model parameters to vary independently of each other by Gausian statistics while correlated statistical models are known to represent more realistic statistics in which the variations are constrained with correlation between the model parameters.
- Long-term model databases are typically created for the purpose of process control monitoring but can also be used in yield forecasting, for example, as disclosed in "A Product Engineering Exercise in 6-Sigma Manufacturability: Redesign of pHEMT Wideband LNA, by M. King et al., 1999 GaAs MANTECH Technical Digest, pp. 91-94, April 1999.
- Boundary models are a set of models that represent the "process corner performance”. Boundary models are known to be ideal for quickly evaluating the robustness of a new design to an anticipated process variation. Some manufacturers are known to develop methods that directly evaluate robustness through “process corner experimentation”, for example as disclosed "GaAs Fabs Approach to Design-for-
- GaAs pHEMT LNA GaAs pHEMT LNA.
- the squares and circles represent simulated data points by correlated statistical and Monte Carlo statistical models, respectively and the dashed line represents the measured data points.
- Correlated statistical models provide a better method than the Monte Carlo method, however, the results from this method can also be inaccurate.
- Another drawback of correlated statistical models is that substantial model databases are also needed in order derive the correlation which subject method to restrictions that normally plague long-term model databases.
- FIG.4 An exemplary comparison of forecasted and measured noise figure performance for a 35 GHz GaAs pHEMT LNA is shown in FIG.4 in which the forecasted data is shown with a line and measured data is shown by squares.
- the present invention relates to a method for modeling semiconductor devices which utilizes a measured-to-modeled microscope as a fundamental analysis basis for constructing a physically-based model by correlating measured-to-modeled performance changes to experimental device changes designed to controllably change physical aspects of the device.
- the effects of the process perturbation are attributed to changes in measurable internal characteristics of the device.
- the full range of device performance can be expressed in terms of the microscope's model-basis space, thus forming a single unified compact device technology model, able to accurately model performance changes over a relatively wide range of possible physical and environment changes to the device.
- the device technology model is able to model internal physical operating mechanisms that dictate the electrical characteristics of the device, such as charge control in FET's or current control in BJT's.
- FIG. 1 is a flow chart of MMIC yield loss mechanisms known in the manufacturing process.
- FIG.2A and 2B represent simulated versus cumulative yield for noise figure and gain, respectively, for a 26 GHz MMIC using Monte Carlo and correlated statistical device models, wherein the measured data is shown with squares; the Monte Carlo statistical data is shown with circles; and the measured data shown is with a dashed line.
- FIG. 3 is an exemplary representation illustrating a known mapping MMIC RF yield forecasting method.
- FIG. 4 is a graphical illustration illustrating the measured noise factor versus the mapped noise factor for a 35 GHZ GaAs pHEMT LNA utilizing the method illustrated in FIG. 3.
- FIG. 5 is a block diagram illustrating the semiconductor modeling in accordance with the present invention.
- FIG. 6 is a block diagram of the present invention which relates to process perturbation to measured-model method for modeling semiconductors which utilizes S-parameter microscopy in accordance with the present invention.
- FIG. 7 A is a schematic cross-sectional diagram of a standard HEMT used in the PM 2 experiment.
- FIG. 7B is a cross-sectional diagram illustrating the epistack for the exemplary HEMT device used to demonstrate the present invention.
- FIG. 8 is schematic diagram illustrating the correspondence of the small signal equivalent circuit components to the detail of the device physical structure.
- FIG. 9 is a schematic diagram of the source access conductance of the HEMT.
- FIG. 10A is a graphical illustration of a source resistance R j as a function of the biasing voltage V gs for different drain-to-source voltages V ds .
- FIG. 1 OB is a graphical illustration of the source resistance R j as a function of the gate-to-source voltage illustrating the measured vs. semi-physically modeled approaches.
- FIG. 11 represents an exemplary S-parameter microscope in accordance with the present invention.
- FIG 12 illustrates the internal and external regions of an exemplary HEMT device.
- FIG. 13 is similar to FIG. 11 but illustrates the approximate locations of the model elements in the HEMT FET device illustrated is FIG. 11.
- FIG. 14 is a schematic diagram of a common source FET equivalent circuit model.
- FIG. 15 is an illustration of specific application of the S-parameter microscope illustrated in FIG. 11.
- FIG. 16 is similar to FIG. 11 which demonstrates the inability of known systems to accurately predict the internal charge and electrical field stmcture of a semiconductor device.
- FIG. 17 is a plan view of a four-fingered, 200 ⁇ m GaAs HEMT device.
- FIG. 18 is a graphical illustration illustrating the measured drain-to-source current I ds as a function of drain-to-source voltage Vds for the sample FET device illustrated in FIG. 17.
- FIG. 19 is a graphical illustration illustrating the drain-to-source current I ds and transconductance G m as a function of the gate-to-source voltage V gs of the sample FET device illustrated in FIG. 17.
- FIG. 20 is a Smith chart illustrating the measured SI 1, S 12 and S22 parameters from frequencies of 0.05 to 40.0 GHZ for the FET device illustrated in FIG. 17.
- FIG. 21 is a graphical illustration of the magnitude as a function of angle for the S21 S-parameter for frequencies of 0.05 to 40 GHz for the exemplary FET illustrated in FIG. 17.
- FIG. 22 is a graphical illustration of a charge control map of the charge and electric field distribution in the on mesa source access region shown with R s as a function bias in accordance with the present invention.
- FIG. 23 is a graphical illustration of a charge control map of charge and electric field distribution in the on-mesa drain access region shown with R d as a function of bias in accordance with the present invention.
- FIG.24 is a graphical illustration of a charge control map for the non-quasi static majority carrier transport, shown with Rj as a function of bias in accordance with the present invention.
- FIG. 25 is a graphical illustration of a charge control map for gate modulated charge and distribution under the gate, shown with Cgs and Cgd as function of bias in accordance with the present invention.
- FIG. 26 is a plan view of an exemplary ⁇ -FET with two gate fingers.
- FIG. 27 is a plan view of a ⁇ -FET with four gate fingers.
- FIG. 28 is an illustration of a ⁇ -FET parasitic model in accordance with the present invention.
- FIG. 29 is an illustration of an off-mesa parasitic model for a ⁇ -FET in accordance with the present invention.
- FIG. 30 is an illustration of an interconnect and boundary parasitic model in accordance with the present invention for the ⁇ -FET with four gate fingers as illustrated in FIG. 27.
- FIG. 31 is an illustration of an inter-electrode parasitic model in accordance with the present invention.
- FIG. 32 is a schematic diagram of the inter-electrode parasitic model illustrated in FIG. 31.
- FIG. 33 is an illustration of an on-mesa parasitic model in accordance with the present invention.
- FIG. 34 is a schematic diagram of the on-mesa parasitic model illustrated in FIG. 33.
- FIG. 35 is an illustration of an intrinsic model in accordance with the present invention.
- FIG. 36 is a schematic diagram of the intrinsic model illustrated in FIG. 35.
- FIG. 37 A is an exemplary device layout of a ⁇ -FET with four gate fingers.
- FIG. 37B is an equivalent circuit model for the ⁇ -FET illustrated in FIG. 37 A.
- FIG. 38 is a single finger unit device cell intrinsic model in accordance with the present invention.
- FIG. 39 is similar to FIG. 38 and illustrates the first level of embedding in accordance with the present invention.
- FIG. 40 is similar to FIG. 38 and illustrates the second level of embedding in accordance with the present invention.
- FIG. 41 is an equivalent circuit model of the ⁇ -FET illustrated in FIG. 37A in accordance with the present invention.
- FIG. 42 is similar to FIG. 40 and illustrates the third level of embedding in accordance with the present invention.
- FIG. 43 is similar to FIG. 40 and illustrates the fourth level of embedding in accordance with the present invention.
- FIG. 44 is similar to FIG. 40 and illustrates the fifth level of embedding in accordance with the present invention.
- FIG. 45 A and 45B is a flow chart of a parameter extraction modeling algorithm that forms a part of the present invention.
- FIGS. 46 and 47 represent an error metric in accordance with the present invention.
- FIG 48A is a Smith chart illustrating the measured versus the initial model solutions for the Sll, S 12 and S22 S-parameters from frequencies from 0.05 to 40.0 GHz.
- FIG. 48B is a graphical illustration of angle versus magnitude for the initially modeled S-parameter S21 from frequencies of 0.05 to 40 GHz.
- FIG. 49 A is a Smith chart illustrating the measured versus simulated S- parameters Sll, S12 and S22 for frequencies 0.05 to 40 GHz for the first extraction optimization cycle.
- FIG. 49B is a graphical illustration of magnitude as a function of angle for the measure and first optimized model S-21 parameter for frequencies 0.05 to 40 GHz for the first optimization cycle.
- FIG. 50A is a Smith chart illustrating the measure as a function of the final model solution for S-parameters S 11 , S 12 and S22 for frequencies 0.05 to 40 GHz for the final solution.
- FIG. 50B is a graphical illustrations of the magnitude as a function of an angle for S-parameter S21 for the final model solution from frequency 0.05 to 40 GHz.
- the present invention relates to a method for modeling semiconductor devices based upon a process perturbation to measured modeled (PM 2 ) methodology which can be used to develop a physically-based technology model that ultimately becomes more and more accurate as more and more process perturbation experiments are performed.
- PM 2 measured modeled
- various parameters such as device scaling, bias dependence, temperature dependence, layout dependence and process dependence can be modeled using this technique to analyze measurements taken for any imaginable set of process perturbations. The more measurements that are taken, physically-based technology model, or semi-physical model, becomes more and more "corrected”.
- the models for velocity saturation and effective gate source charge control length can be refined to provide more accurate results for longer gate lengths. Also, by performing temperature dependent measurements the temperature dependence on the material parameters is able to be refined to better fit the modeled to the measured results.
- HEMT high electron mobility transistors
- the PM 2 modeling methodology is a measured-to-model microscope which is able to look into the "guts" of a semiconductor device. With this capability a relatively comprehensive physically-based model for the entire device technology can be developed.
- the modeling approach in accordance with the invention is discussed below in connection with FIGS. 5-10.
- An important aspect of the invention is a measured-to- modelmicroscope (i.e. S-parametermicroscope), such as discussedbelow in connection with FIGS. 11-30.
- the measured-to-model microscope may utilize a filter in order to remove the contribution of device layout parasitics to the modeled electrical characteristics. This may be done to accomplish, clearer representations of the internal physical operation for the measured devices.
- FET-type layouts is discussed in connection with FIGS. 26-44.
- the exemplary measured-to-model microscope utilizes an extraction algorithm for extracting modeled parameters as generally discussed in connection with FIGS. 45-50.
- the following example illustrates the use of the PM 2 modeling concept to create a complete, physically-based model for the source resistance of a HEMT device.
- the PM 2 experiment used to determine the physical model characteristics are as follows:
- A) Use standard fabrication processes on the thin "cap” material to produce sample HEMT device with a standard device layout.
- B) Collect information regarding the physical dimensions of the source access region by way of SEM.
- FIG. 7A A cross-sectional diagram of the standard HEMT sample used in the example is illustrated in FIG. 7A.
- a diagram of a standard device layout for a Pi-FET example is shown in FIG. 37A.
- a cross-sectional diagram of the material epi-stack present in the standard HEMT is shown in FIG. 7B.
- the GaAs cap is thinned down to 7.5 nm instead of the standard thickness of 50 nm keeping the same doping density.
- SEM Scanning Electron Microscopy
- S-parameter microscopy as described below and in connection with FIGS. 11-25 and 45-50 is used to determine physically representative, model representations of the source access resistance.
- the exemplary Pi-FET may be modeled and used as a filter in the S-parameter microscopy as generally described in connection with FIGS. 26-44.
- S-parameter microscopy is accomplished by measuring the S-parameters of the sample devices up to 40 GHz and subsequently extracting equivalent small signal circuit models as discussed in detail below in connection with S-parameter microscopy.
- the small signal equivalent circuit model serves as an electrical representation of the physical stmcture of the measured device and can be used to roughly sketch the details of its internal stmcture.
- the correspondence between equivalent circuit elements and structural items within the device are shown in FIG. 8 below.
- the relationship of the quantity "Rs" and the source access region is shown.
- FIG. 22 The results of the S-parameter microscopy measurements are shown in FIG. 22 which plot the bias dependent characteristics of the source resistance Rs. From these bias dependent characteristics, a preliminary physical model which fits the measured data can be constmcted.
- the HEMT device samples are fabricated and tested and the length of the source access region is intentionally varied. After the samples are fabricated, the intended dimensions are verified through
- the data in Table 2 is used to confirm the preliminary semi-physical model for Region l's source-access resistance (Rsundep Cap) illustrated above. This confirmation can be verified by comparing the extracted sheet resistance (Rsh) by S-parameter microscopy and the PM 2 experiments against sheet resistance extracted by an independent Van der Pauw measurements, for example, as disclosed in "Modem GaAs Processing Methods", by Ralph Williams, Artech House 1990. Even though the /experiment may be conducted using HEMT devices with a different material or epi stack, the experiment illustrates the validation of a semi-physical model form for Region 1 resistance. Also the terms RECsg and Lg may be assumed to be roughly constant for all of the Dsg test samples.
- FIG. 10A The simulated result for the sample fabricated in part 1 of the PM 2 experiments is shown in FIG. 10A. Comparing FIG. 10A with FIG. 22 indicates that the semi- physical model adequately replicates the measured results. The result of the experiment is shown below in FIG. 10B. As expected the bias dependent source resistance of the thin "cap" sample has the same form, only offset higher by an amount that corresponds to the change in Rsh in Region 1 of the source access.
- the S-parameter microscopy (SPM) method utilizes bias dependent S-parameter measurements as a form of microscopy to provide qualitative analysis of the internal charge and electrical field structure of the semiconductor device heretofore unknown. Pseudo images are gathered in the form of S-parameter measurements extracted as small signal models to form charge control maps. Although finite element device simulations have heretofore been used to calculate the internal charge/electric field of semiconductor devices, such methods are known to be relatively inaccurate. S- parameter microscopy provides a relatively accurate method for determining the internal charge and electric field within a semiconductor device. With accurate modeling of the internal charge and electric field, all of the external electrical characteristics of the semiconductor devices can be relatively accurately modeled including its high frequency performance. Thus, the system is suitable for making device technology models that enable high frequency MMIC yield analysis forecasting and design for manufacturing analysis.
- S-parameter microscopy is similar to other microscopy techniques in that SPM utilizes measurements of energy reflected to and from a sample to derive information. More particularly, SPM is based on transmitted and reflective microwave and millimeter wave electromagnetic power or S-parameters. As such, S-parameter microscopy is analogous to the combined operation of scanning and transmission electron microscopes (SEM and TEM). Scattered RF energy is analogous to the reflection and transmission of the electron beams in the SEM and TEMs. However, instead of using electron detectors as in the SEM and TEMs, reflectometers in a network analyzer are used in S-parameter microscopy to measure a signal. S-parameter microscopy is similar to other microscopy techniques in that both utilize; measurement of scattering phenomenon as data; include mechanisms to focus measurements for better resolution; and include mechanisms to contrast portions of the measurement to discriminate detail as shown in Table 3 below:
- RESULT Detailed "images" of device's internal charge and electric field structure. Images as discussed herein, in connection with S-parameter microscopy, do not relate to real images, but are used provide insight and qualitative detail regarding the internal operation of a device. More specifically, S-parameter microscopy does not provide visual images as in the case of traditional forms of microscopy. Rather, S- parameter microscopy images are more like maps which are computed and based on a non-intuitive set of measurements.
- FIG. 11 illustrates a conceptual representation of an S-parameter microscope, generally identified with the reference numeral 20.
- the S-parameter microscope 20 is analogous to a microscope which combines the principles of SEM and TEM. Whereas SEM measures reflections and TEM measures transmissions, the 2-port S-parameter microscope 20 measures both reflective and transmitted power. As a result, data derived from the 2-port S-parameter microscope contains information about the intrinsic and extrinsic charge structure of a device. More particularly, as in known in the art, SEM provides relatively detailed images of the surface of a sample through reflected electrons while TEM provides images of the internal stmcture through transmitted electrons.
- the reflective signals are used to form the external details of a sample while transmitted electrons provide information about the interior structure of a device.
- S-parameter microscopy utilizes a process of measuring reflective and transmitted signals to provide similar "images" of the charge stmcture of a semiconductor device.
- the internal and external electrical stmcture of a semiconductor device are commonly referred to as intrinsic device region and 22 and extrinsic parasitic access region 24 as shown in FIG. 12.
- parasitic components associated with its electrodes and interconnects which are not shown. These are the so-called device "layout parasitics”.
- the ports 26 and 28 are emulated by S-parameter measurements.
- the S-parameter measurements for a specific semiconductor device, generally identified with the reference number 30, are processed to provide charge control maps, shown within the circle 32, analogous to images in other microscopy techniques.
- These charge control maps 32 are expressed in the form of equivalent circuit models.
- linear circuit elements are used in the models to represent the magnitude and state of charge/electric fields inside the semiconductor device 30 or its so-called internal electrical stmcture.
- the position of the circuit elements within the model topology is roughly approximate the physical location within the device stmcture, hence the charge control map represents a diagram of the device's internal electrical stmcture.
- the S-parameter microscope 20 in accordance with the present invention also emulates a lens, identified with the reference numeral 40 (FIG. 11).
- the lens 40 is simulated by a method for the extraction of a unique equivalent circuit model that also accurately simulates the measured S- parameter. More particularly, parameter extraction methods for equivalent circuit models that simulate S-parameters are relatively well known. However, when the only goal is accurately fitting measured S-parameters, an infinite number of solutions exist for possible equivalent circuit parameter values. Thus, in accordance with an important aspect of the present invention, only a single unique solution is extracted which accurately describes the physical charge control map of the device. This method for unique extraction of equivalent circuit model parameters acts as a lens to focus the charge control map solution.
- the lens 40 is subsequently simulated by a filter that is based on an apparent layout parasitic embedding model.
- the layout parasitic embedding model consists of linear elements which simulate the effect of the device' s electrodes and interconnects upon its external electrical characteristics.
- a Pi FET embedding model 42 is described below. This model effectively acts as a filter to remove the electrical stmcture of the extrinsic parasitic access contribution to the preliminary charge control map solution.
- the resultant filtered charge control map solution represents a clearer "image" which shows only the electrical stmcture of the intrinsic device. This enhanced imaging is needed in order to achieve as accurate a view of the internal electric charge/field as possible.
- the S-parameter microscope 20 in accordance with the present invention is able to relatively accurately model the internal electric charge/field stmcture within a semiconductor device.
- FIG. 1 An exemplary application of the S-parameter microscope is illustrated in detail below.
- the GaAs HEMT 43 is adapted to be embedded in a 100- ⁇ m pitch coplanar test stmcture to facilitate on- wafer S-parameter measurement.
- the I-V characteristics for the device are measured.
- the drain source current Ids is plotted as a function of drain-to-source voltage Vds at various gate voltages Vgs as shown in FIG. 18.
- FIG. 19 illustrates the drain-to-source current Ids as a function of gate voltage Vgs and transconductance Gm (i.e. the derivative of Ids with respect to Vgs) at different drain voltages Vds.
- Gm transconductance
- Table 4 shows the bias conditions in which S-parameters were measured.
- the S- parameters were measured from 0.05 to 40 GHz at each bias condition.
- F I G . 2 0 illustrates a Smith chart illustrating the measured S-parameters Sll, S 12 and S22 for frequencies from 0.05 to 40.0 GHz.
- FIG.21 is a graphical illustration of magnitude as a function of angles for the measured S-parameter S21 for frequencies from 0.05 to 40.0
- the extracted small signal equivalent circuit values are obtained as illustrated in Table 5 for each S-parameter at each bias condition, using the extraction method discussed below.
- the values in Table 5 represent solutions that are close to the charge control map and represent physically significant solutions of the FET's electrical structure. However, the values represented in Table 5 contain the influence of external layout parasitics which are subtracted using a model for the embedding parasitics to obtain the most accurate charge control mapping to the intrinsic device characteristic.
- an embedding model is applied to filter the extracted equivalent circuit model values to obtain values more representative of the intrinsic device.
- a PiFET embedding parasitic model is used to subtract capacitive contributions due to interelectrode and off-mesa layout parasitic influences. This filter essentially subtracts known quantities formed from the parameters Cgs, Cgd and Cds depending on the device layout involved. In this example, embedding of the inductive parameters is not necessary because these quantities are extrinsic and do not contribute to the charge control map of the intrinsic device.
- FIGS. 22-25 illustrate the bias dependent charge control maps for the parameters RS, RD, RI, CGS and CGD as a function of bias.
- FIG. 22 illustrates a charge control map of the charge and electric field distribution in the on-mesa source access region illustrated by the source resistance . as a function of bias.
- FIG. 23 illustrates a charge control map of the charge and electric field distribution in the on-mesa drain access region illustrated by the drain resistance ⁇ as a function of bias.
- FIG. 24 illustrates a charge control map for a non-quasistatic majority carrier transport illustrated by the intrinsic device charging resistance R ; as a function of gate bias for different drain bias points.
- FIG.25 illustrates a charge control map for gate modulated charge and distribution under the gate shown with the gate capacitance CGS and CGD as a function of bias.
- the S-parameter microscope 20 utilizes a filter to provide a clearer charge control map for modeling the internal electric charge/field of a semiconductor device.
- the filter is illustrated in connection with the PiFET with multiple gate fingers, as illustrated in FIGS. 26 and 27, the principles of the invention are applicable to other semiconductor devices.
- PiFETs are devices in which the gate fingers and the edge of the active region resemble the greek letter ⁇ , as illustrated. Such PiFET layouts facilitate construction of multi fingered large periphery device cells, for example, as illustrated in FIG 27.
- the multi-finger semiconductor device is modeled as a combination of single finger device cells.
- Each single finger device cell is represented by a hierarchy of four models, which, in turn, are assembled together using models for interconnects to represent an arbitrary multi-fingered device cell, illustrated in FIG. 28.
- the four models are as follows: offmesa or boundary parasitic model; interelectrode parasitic model; on-mesa parasitic model and intrinsic model.
- the off-mesa parasitic model is illustrated in FIG. 29. This model represents the parasitics that exist outside the active FET region for each gate finger. In this model, the fringing capacitance of each gate finger off the active device region as well as the off-mesa gate finger resistance is modeled.
- FIGS. 30-32 The interelectrode parasitic model and corresponding equivalent circuit are illustrated in FIGS. 30-32.
- This model represents parasitics between the metal electrodes along each gate finger.
- the following fringing capacitance parasitics are modeled for the gate-to-source air bridge; drain-to-source air bridge; gate-to-source ohmic; gate-to-drain ohmic and source-to-drain ohmic as generally illustrated in FIG.
- the on-mesa parasitic model and corresponding equivalent circuit are illustrated in FIGS. 33 and 34.
- This model represents that parasitics around the active FET region along each gate finger including various capacitance fringing parasitics and resistive parasitics.
- the gate-to-source side recess; gate-drain-side recess; gate- source access charge/doped cap; and gate-drain access charge/doped cap capacitance fringing parasitics are modeled.
- the gate metallization and ohmic contact resistive parasitics are modeled.
- the intrinsic model and corresponding equivalent circuit are illustrated in FIGS. 35 and36.
- the intrinsic model represents the physics that predominately determine the
- the DC and current voltage response can be determined by physics based analytical equations for magnitude and location of intrinsic charge which are generally know in the art, for example, as disclosed in "Nonlinear Charge Control in AlGaAs/GaAs Modulation-Doped FETs", by Hughes, et al.. IEEE Trans. Electron Devices. Vol. Ed-34, No. 8, August 1987.
- the small signal model performance is modeled by taking a derivative of the appropriate charge or current control equations to derive various terms such as RI, RJ, RDS, RGS, RGD, GM, TAU, CGS, CDS and CGD.
- Such control equations are generally known in the art and disclosed in detail in the Hughes et al reference mentioned above, hereby incorporated by reference.
- the noise performance may be modeled by current or voltage perturbation analysis "Noise Characteristics of Gallium Arsenride Field-Effect Transistors" by H. Statz, et al, IEEE-Trans. Electron Devices, vol. ED-21, No. 9, September 1974 and "Gate Noise in Field Effect Transistors at Moderately High Frequencies" by A. Van Der Ziel, Proc. IEEE, vol 51, March 1963.
- An example of a parasitic model for use with the S-parameter microscopy discussed above is illustrated in FIGS. 37-44. Although a specific embodiment of a semiconductor device is illustrated and described, the principles of the present invention are applicable to various semiconductor devices. Referring to FIG. 37, a Pi-FET is illustrated. As shown, the PiFET has four gate fingers. The four fingered Pi-FET is modeled in FIG. 37. In particular, FIG 37 illustrates an equivalent circuit model for Pi ⁇
- FIG. 36 FET illustrated in FIG. 36 as implemented by a known CAD program, for example, LIBRA 6.1 as manufactured by Agilent Technologies.
- the equivalent circuit models does not illustrate all of the equivalent circuit elements or network connections involved with implementing the parasitic embedding models, but rather demonstrates a finished product.
- FIG. 37 is displayed in symbol view in order demonstrate resemblance to FIG. 9. The actual technical information regarding the construction of the network and its equivalent circuit elements are normally provided in schematic view.
- FIGS. 38-44 demonstrate the application of the parasitic model for use with the S-parameter microscopy.
- An important aspect of the parasitic modeling relates to modeling of multi-gate fingered devices as single gate finger devices.
- a single unit device cell refers to a device associated with a single gate finger.
- a four fingered Pi-FET as illustrated in FIG. 37 is modeled as four unit device cells. Initially, the four finger Pi-FET illustrated in FIG. 37, is modeled as a single finger unit device cell 100 with an intrinsic model 102, as shown in FIGS. 38 and 39.
- the Pi-FET intrinsic FET model 104 is substituted for the block 102 defining a first level of embedding. As shown in FIG.
- the parameter values for the Pi-FET intrinsic model are added together with the parameter values for the single fingered unit device cell intrinsic model.
- the intrinsic device model 104 may be developed by S-parameter microscopy as discussed above.
- the interconnect layout parasitic elements are added to the equivalent model by simply adding the model terms to the value of the appropriate circuit element to form a single unit device cell defining a second level of embedding. Once the single unit device cell is formulated, this device is used to construct models for multi-fingered devices. In this case, a Pi-FET with four gate fingers is modeled as four single finger device unit cells as shown in FIG. 41.
- the off-mesa layout parasitic elements are connected to the multi-fingered layout, defining a third level of embedding as illustrated in FIG.42.
- These off-mesa layout parasitic elements are implemented as new circuit elements connected at key outer nodes of the equivalent circuit structure.
- a fourth level of embedding is implemented as generally illustrated in FIG.46.
- an inductor model is connected to the sources of each of the various unit device cells to represent the metallic bridge interconnection, as generally shown in FIG. 43.
- a fifth level of embedding is implemented in which the feed electrodes model 114 and 116 are modeled as lumped linear elements (i.e. capacitors inductors) as well as the distributive elements (i.e. microstrip lines and junctions) to form the gate feed and drain connections illustrated in FIG. 44.
- the distributive elements are distributed models for microstrip elements as implemented in LIBRA 6.1.
- FIGS. 45-50 The method for determining FET equivalent circuit parameters as discussed above is illustrated in FIGS. 45-50. This method is based on an equivalent circuit model, such as the common source FET equivalent circuit model illustrated in FIG. 14. Referring to FIG. 45, a model is initially generated in step 122. The model illustrated in FIG. 14 is used as a small signal model for the FET. In accordance with an important aspect of the algorithm, the equivalent circuit parameters are based upon measured FET S-parameters. Measurement of S-parameters of semiconductor devices is well known in the art.
- FIG. 48 is a Smith chart illustrating exemplary measured S-parameters Sll, S12 and S22 for frequencies between 0.05 to 40 GHz.
- FIG. 48 is a Smith chart illustrating exemplary measured S-parameters Sll, S12 and S22 for frequencies between 0.05 to 40 GHz.
- step 48 represents a magnitude angle chart for the measured S-parameter S21 from frequencies from 0.05 to 40 GHz.
- a space of trial starting feedback impedance point values, for example, as illustrated in Table 6 is chosen.
- a direct model extraction algorithm known as the Minasian algorithm
- Such extraction algorithms are well known in the art, for example, as disclosed "Broadband Determination of the FET Small Equivalent Small Signal Circuit” by M. Berroth, et al., IEEE - MTT. Vol. 38, No. 7, July 1990.
- Model parameter values are determined for each of the starting impedance point values illustrated in Table 6.
- each impedance point in Table 6 is processed by the blocks 130, 132, etc.
- each of the blocks 130, 132 is similar. Thus, only a single block 130 will be discussed for an exemplary impedance point illustrated in Table 6.
- the feedback impedance point 17 which correlates to a source resistance R j ohm of 1.7 ⁇ and a source inductance L s of 0.0045pH is used.
- initial intrinsic equivalent circuit parameters and initial parasitic equivalent circuit parameter are determined, for example, by the Minasian algorithm discussed above and illustrated in Tables 7 and 8 as set forth in steps 134 and 136.
- step 138 the simulated circuit parameters are compared with the measured S-parameters, for example, as illustrated in FIGS .48 A and 48B.
- Each of the processing blocks 130 and 132 etc. goes through a fixed number of complete cycles, in this example, six complete cycles. As such, the system determines in step 140 whether the six cycles are complete.
- Each cycle of the processing block 130 consists of a direct extraction followed by an optimization with a fixed number of optimization iterations, for example 60.
- a fixed “distance” or calculation time which the model solution must be derived is defined.
- the algorithm implements a convergence speed requirement of the global error metric by setting up an environment where each trial model solution competes against each other by achieving the lowest fitting error over a fixed calculation time thus causing a "race” criteria to be implemented, where "convergence speed" is implicitly calculated for each processing block 130, 132 etc.
- the system determines whether the racing is done in step 140, the system proceeds to block 142 and optimizes model parameters.
- Various commercial software programs are available, for example, the commercially available LIBRA 3.5 software as manufactured by HP-eesof, may be used both for circuit simulation as well as optimizing functions. The optimization is performed in accordance with the restrictions set forth in Table 9 with the addition of fixing the feedback resistance R s to a fixed value. TABLE 9
- Table 10 illustrates the optimized intrinsic equivalent parameter values using commercially available software, such as LIBRA 3.5. These values along with the optimized parasitic values, illustrated in Table 11, form the first optimized model solution for the first extraction-optimization cycle (i.e. one of six). The optimized model parameters are then fed back to the function block 134 and 136 (FIG. 45 and used for a new initial model solution. These values are compared with the measured S-parameter value as illustrated in FIGS. 49A and 49B. The system repeats this cycle for six cycles in a similar fashion as discussed above.
- the extraction-optimization algorithm makes the final optimization fitting error for each point implicitly carry information about both the measured to model fitting error and the speed of convergence. It does so by the fixed optimization time constraint which sets up a competitive race between the various trial model solutions.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001581324A JP2004513505A (en) | 2000-04-28 | 2001-04-25 | Process perturbations on measurement-modeling methods for semiconductor device technology modeling |
EP01930752A EP1290718A4 (en) | 2000-04-28 | 2001-04-25 | Process perturbation to measured-modeled method for semiconductor device technology modeling |
AU2001257257A AU2001257257A1 (en) | 2000-04-28 | 2001-04-25 | Process perturbation to measured-modeled method for semiconductor device technology modeling |
KR1020027014401A KR20020093956A (en) | 2000-04-28 | 2001-04-25 | Process perturbation to measured-modeled method for semiconductor device technology modeling |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US20030200P | 2000-04-28 | 2000-04-28 | |
US60/200,302 | 2000-04-28 | ||
US09/840,500 US20020055193A1 (en) | 2000-04-28 | 2001-04-23 | Process perturbation to measured-modeled method for semiconductor device technology modeling |
US09/840,500 | 2001-04-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2001084600A1 true WO2001084600A1 (en) | 2001-11-08 |
WO2001084600A8 WO2001084600A8 (en) | 2004-07-08 |
Family
ID=32302187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/013346 WO2001084600A1 (en) | 2000-04-28 | 2001-04-25 | Process perturbation to measured-modeled method for semiconductor device technology modeling |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1290718A4 (en) |
JP (1) | JP2004513505A (en) |
KR (1) | KR20020093956A (en) |
WO (1) | WO2001084600A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114398767A (en) * | 2021-12-29 | 2022-04-26 | 中国工程物理研究院电子工程研究所 | Semiconductor device modeling method and system and electronic equipment |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4295748B2 (en) * | 2004-06-21 | 2009-07-15 | アプライド マテリアルズ イスラエル リミテッド | Method for scanning an object comprising a plurality of critical regions using a scanning beam array |
US10108762B2 (en) * | 2014-10-03 | 2018-10-23 | International Business Machines Corporation | Tunable miniaturized physical subsurface model for simulation and inversion |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5966520A (en) * | 1995-11-03 | 1999-10-12 | Motorola, Inc. | Method of designing unit FET cells with unconditional stability |
JPH11330449A (en) * | 1998-05-20 | 1999-11-30 | Toshiba Corp | Manufacture of semiconductor device, simulation device and method, storage medium recording simulation program, and storage medium recording with simulation data recorded therein |
US6128768A (en) * | 1994-11-08 | 2000-10-03 | Synopsys, Inc. | Method of extracting layout parasitics for nets of an integrated circuit using a connectivity-based approach |
US6133132A (en) * | 2000-01-20 | 2000-10-17 | Advanced Micro Devices, Inc. | Method for controlling transistor spacer width |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07130322A (en) * | 1993-11-04 | 1995-05-19 | Hitachi Ltd | Device controller of scanning electron microscope |
-
2001
- 2001-04-25 KR KR1020027014401A patent/KR20020093956A/en not_active Application Discontinuation
- 2001-04-25 WO PCT/US2001/013346 patent/WO2001084600A1/en active Application Filing
- 2001-04-25 EP EP01930752A patent/EP1290718A4/en not_active Withdrawn
- 2001-04-25 JP JP2001581324A patent/JP2004513505A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6128768A (en) * | 1994-11-08 | 2000-10-03 | Synopsys, Inc. | Method of extracting layout parasitics for nets of an integrated circuit using a connectivity-based approach |
US5966520A (en) * | 1995-11-03 | 1999-10-12 | Motorola, Inc. | Method of designing unit FET cells with unconditional stability |
JPH11330449A (en) * | 1998-05-20 | 1999-11-30 | Toshiba Corp | Manufacture of semiconductor device, simulation device and method, storage medium recording simulation program, and storage medium recording with simulation data recorded therein |
US6133132A (en) * | 2000-01-20 | 2000-10-17 | Advanced Micro Devices, Inc. | Method for controlling transistor spacer width |
Non-Patent Citations (1)
Title |
---|
See also references of EP1290718A4 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114398767A (en) * | 2021-12-29 | 2022-04-26 | 中国工程物理研究院电子工程研究所 | Semiconductor device modeling method and system and electronic equipment |
CN114398767B (en) * | 2021-12-29 | 2023-04-18 | 中国工程物理研究院电子工程研究所 | Semiconductor device modeling method and system and electronic equipment |
Also Published As
Publication number | Publication date |
---|---|
JP2004513505A (en) | 2004-04-30 |
EP1290718A4 (en) | 2007-01-10 |
EP1290718A1 (en) | 2003-03-12 |
KR20020093956A (en) | 2002-12-16 |
WO2001084600A8 (en) | 2004-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6711723B2 (en) | Hybrid semi-physical and data fitting HEMT modeling approach for large signal and non-linear microwave/millimeter wave circuit CAD | |
JP2004501509A6 (en) | Microwave / millimeter wave model of hybrid nonlinear large signal | |
US20030055613A1 (en) | Semi-physical modeling of HEMT DC-to high frequency electrothermal characteristics | |
Sung et al. | Extraction of high-frequency equivalent circuit parameters of submicron gate-length MOSFET's | |
US20020055193A1 (en) | Process perturbation to measured-modeled method for semiconductor device technology modeling | |
KR100413214B1 (en) | Method for unique determination of fet equivalent circuit model parameters | |
US20020116691A1 (en) | Semi-physical modeling of HEMT high frequency noise equivalent circuit models | |
US6573744B2 (en) | S-parameter microscopy for semiconductor devices | |
Fager et al. | Optimal parameter extraction and uncertainty estimation in intrinsic FET small-signal models | |
US6503774B2 (en) | Embedding parasitic model for pi-fet layouts | |
Caddemi et al. | A robust and fast procedure for the determination of the small signal equivalent circuit of HEMTs | |
KR20020093961A (en) | Semi-physical modeling of hemt high frequency small signal equivalent circuit models | |
WO2001084600A1 (en) | Process perturbation to measured-modeled method for semiconductor device technology modeling | |
EP1285394A1 (en) | EMBEDDING PARASITIC MODEL FOR Pi-FET LAYOUTS | |
EP1285393A1 (en) | S-parameter microscopy for semiconductor devices | |
WO2001084381A1 (en) | Semi-physical modeling of hemt high frequency noise equivalent circuit models | |
KR20020093958A (en) | Semi-physical modeling of hemt dc-to-high frequency electrothermal characteristics | |
Tarazi | Nonlinear modelling of GaAs and GaN high electron mobility transistors | |
Wenrui | Advanced Modelling of GaAs HBTs and GaN HEMTs for RF Applications | |
Fager et al. | Uncertainties in small-signal equivalent circuit modeling | |
Root et al. | Statistical circuit simulation with measurement-based active device models: Implications for process control and IC manufacturability | |
Khelifi et al. | Distributed modeling of 4-port transistor for linear mmW design application | |
Ciccognani et al. | Extraction of microwave FET noise parameters using frequency-dependent equivalent noise temperatures | |
Caddemi et al. | Analytical construction of nonlinear lookup table model for advanced microwave transistors | |
Schreurs | Modelling using high-frequency measurements |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020027014401 Country of ref document: KR |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2001 581324 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001930752 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027014401 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2001930752 Country of ref document: EP |
|
CFP | Corrected version of a pamphlet front page | ||
CR1 | Correction of entry in section i |
Free format text: IN PCT GAZETTE 45/2001 UNDER (30) REPLACE "NOT FURNISHED" BY "09/840,500" |