WO2002080183A2 - Memory cell structural test - Google Patents
Memory cell structural test Download PDFInfo
- Publication number
- WO2002080183A2 WO2002080183A2 PCT/US2002/007340 US0207340W WO02080183A2 WO 2002080183 A2 WO2002080183 A2 WO 2002080183A2 US 0207340 W US0207340 W US 0207340W WO 02080183 A2 WO02080183 A2 WO 02080183A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bit line
- bit lines
- coupled
- memory cells
- latch
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C2029/5004—Voltage
Definitions
- the present invention is related to the use of structural testing techniques to speed the testing of a memory array beyond what is possible with conventional functional tests.
- Figure 1 is a block diagram of one embodiment of the present invention.
- FIG. 2 is a block diagram of another embodiment of the present invention.
- FIG. 3 is a block diagram of still another embodiment of the present invention.
- Figure 4 is a flow chart of one embodiment of the present invention.
- Figure 5 is a flow chart of another embodiment of the present invention.
- FIG. 6 is a flow chart of still another embodiment of the present invention.
- the present invention concerns memory arrays in which there exists an array of memory cells organized in rows and columns, wherein the memory cells are dynamically and randomly accessible, as in the case of commonly available DRAM and SRAM ICs.
- the present invention is also applicable to arrays of other circuits, including but not limited to, erasable ROM ICs, programmable logic devices and components organized into arrays within microprocessors.
- FIG. 1 is a block diagram of one embodiment of the present invention.
- Memory array 100 is depicted as comprised of top half 110, bottom half 112, address decoder 120 connected to both top half 110 and bottom half 112 via a plurality of word lines (including word lines 130 and 132), comparator circuit 140, and latch 142.
- word lines including word lines 130 and 132
- comparator circuit 140 comparator circuit 140
- latch 142 latch 142
- memory cells 160 and 162 respectively, connected to bit lines 170 and 172, respectively.
- Bit lines 170 and 172 are in turn connected to the inputs of comparator circuit 140, which is in turn connected to latch 142.
- Only memory cell 160 and bit line 170 are shown in top half 100, and only memory cell 162 and bit line 172 are shown in bottom half 112.
- a typical memory array will have many bit lines, each of which will have many memory cells connected to it.
- address decoder 120 decodes part of a memory address and turns on appropriate ones of the word lines connecting address decoder 120 with top half 110 and bottom half 112 to enable access to appropriate memory cells within top half 110 and bottom half 112.
- data is either written to or read from memory cells in top half 110 and bottom half 112 via the bit lines to which they are connected.
- address decoder 120 decodes part of the memory address and turns on word lines 130 and 132 to enable access to memory cells 160 and 162 through bit lines 170 and 172, respectively.
- memory cells 160 and 162 are tested by first writing identical data to each of memory cells 160 and 162 through bit lines 170 and 172, respectively.
- Bit lines 170 and 172 are then precharged to either a high voltage state or a low voltage state, commonly referred to as Vcc or Vss, respectively.
- Address decoder 120 then decodes part of a memory address associated with memory cells 160 and 162.
- Memory cells 160 and 162 then output their data onto bit lines 170 and 172, respectively.
- Comparator circuit 140 is a single comparator that continuously compares the voltages on bit lines 170 and 172, and continuously generates a signal indicating whether or not the voltages on bit lines 170 and 172 are substantially similar.
- latch 142 may be triggered at one or more predetermined times during the test to capture the state of the output of comparator circuit 140 at such times, such as example times tl and t2 during the progress of example waveforms 180 and 182 showing sample high-to-low transitions on bit lines 170 and 172, respectively.
- latch 142 could be implemented as a "sticky latch" that latches and stores any occurrence of a signal from comparator circuit 140 indicating that the voltages on bit lines 170 and 172 became substantially different.
- the testing of the memory cells would be carried out with the bit lines being charged only to a high state when reading the memory cells.
- limiting precharging to only a high state would result in as much as half of the circuitry of a memory cell not being tested for excessive leakage or other conditions. Therefore, another embodiment of the present invention would entail testing with the bit lines precharged to both high and low states.
- comparator circuit 140 to test memory cells 160 and 162 is based on the assumption that identically designed memory cells connected to identically designed bit lines should be able to drive the voltages of their associated bit lines either high or low at a substantially similar rate. In short, the waveforms seen on both bit lines 170 and 172 (such as example waveforms 180 and 182) should look substantially similar.
- This use of a comparator circuit is also based on the assumption of it being highly unlikely that a process variation or other defect in memory array 100 will result in identical faults to both top half 110 and bottom half 112, and so it is highly urUikely that both memory cells 160 and 162 will be defective in ways similar enough that the resulting errant waveforms seen on bit lines 170 and 172 will look substantially the same.
- Memory array 100 is shown as split into top half 110 and bottom half 112 in accordance with a common practice known to those skilled in the art so that buffers and other associated circuitry may be centrally located, and allowing the bit lines to be kept short to give the bit lines more desirable electrical characteristics.
- the present invention takes advantage of this common practice to make use of the same central location provided to centrally locate comparator circuits, such as comparator 140, to compare the electrical characteristics of adjacent bit lines.
- this split of memory array 100 into top half 110 and bottom half 112 is not necessary to the practice of the present invention.
- the present invention may be practiced with numerous other layouts or placements of the components comprising a memory array.
- FIG. 2 is a block diagram of another embodiment of the present invention.
- Memory array 200 is substantially similar to memory array 100 of Figure 1, and items numbered with 2xx numbers in Figure 2 are meant to correspond to items numbered with lxx numbers in Figure 1.
- memory array 200 is comprised of address decoder 220, coupled to memory cell 260 within top half 210 by word line 230, and coupled to memory cell 262 within bottom half 212 by word line 232.
- memory cells 260 and 262 are each connected to a pair of bit lines (bit lines 270 and 274, and bit lines 272 and 276, respectively).
- pairs of bit lines are used with each memory cell to write and read both a bit of data and its compliment to and from each memory cell.
- two (or more) bit lines are used to provide two (or more) entirely independent routes by which data may be written to or read from each memory cell.
- bit lines 270 and 272 are connected to the inputs of comparator circuit 240, and bit lines 274 and 276 are connected to the inputs of comparator circuit 244. Also corresponding to Figure 1, the outputs of comparator circuits 240 and 244 are connected to latches 242 and 246.
- memory cells 260 and 262 are tested by first writing identical data to each of memory cells 260 and 262 through bit lines 270 and 274, and bit lines 272 and 276, respectively.
- Bit lines 270 through 276 are then precharged to either a high voltage state or a low voltage state.
- Address decoder 220 then decodes part of a memory address associated with memory cells 260 and 262.
- Memory cells 260 and 262 then output their data onto bit lines 270 and 274, and bit lines 272 and 276, respectively.
- Comparator circuit 240 is a single comparator that continuously compares the voltages on bit lines 270 and 272, and continuously generates a signal indicating whether or not the voltages on bit lines 270 and 272 are substantially similar. Comparator circuit 244 does the same with the voltages on bit lines 274 and 276.
- latches 242 and 246 may be triggered at one or more predetermined times during the test to capture the state of the output of comparator circuits 240 and 244 at those times.
- latches 242 and 246 could each be implemented as a "sticky latch" that latches and stores any occurrence of a signal from the comparator circuits to which they are connected indicating that voltages on their associated bit lines became substantially different.
- the sense amplifiers could also be configured to serve as the comparators used as the comparator circuits to test the memory cells. This could be accomplished through the use of multiplexers to selectively connect and disconnect different ones of the bit lines as needed to allow the sense amplifiers to perform one or the other of these two functions. Otherwise, in an alternate embodiment, the sense amplifiers and the comparators could remain separate components.
- FIG. 1 is a block diagram of yet another embodiment of the present invention.
- Memory array 300 is substantially similar to memory array 200 of Figure 2, and items numbered with 3xx numbers in Figure 3 are meant to correspond to items numbered with 2xx numbers in Figure 2, with exception of the comparator circuits and their associated latches.
- memory array 300 is comprised of address decoder 320, coupled to memory cell 360 within top half 310 by word line 330, and coupled to memory cell 362 within bottom half 312 by word line 332.
- memory cell 360 is coupled to bit lines 370 and 374
- memory cell 362 is coupled to bit lines 372 and 376.
- the comparator circuits of Figure 3 are each comprised of a subtracting circuit and a pair of comparators.
- Bit lines 370 and 372 are connected to the inputs of subtracting circuit 390.
- Subtracting circuits 390 subtracts the voltage level of one of bit lines 370 from the voltage level of the other of bit lines 372, and outputs a voltage that represents the difference resulting from the subtraction, which could be either a positive or negative voltage output.
- This output of subtracting circuit 390 is, in turn, connected to one of the two inputs on each of comparators 340 and 341.
- bit lines 374 and 376 are connected to the inputs of subtracting circuit 392, and the output of subtracting circuit 392 is connected to one of the two inputs on each of comparators 344 and 345.
- the other input on each of comparators 340 and 344 are connected to a high voltage level reference, +vref, and correspondingly, the other input on each of comparators 341 and 345 are connected to a low voltage reference, -vref .
- the outputs of comparators 340, 341, 344 and 345 are connected to the inputs of latches 342, 343, 346 and 347, respectively.
- the testing of memory cells 360 and 362 of memory array 300 is carried out in much the same way as was described above for memory cells 260 and 262 in Figure 2.
- the configuration of comparator circuits that are each comprised of a subtracting circuit and a pair of comparators as shown in Figure 3 affords greater ability to control the degree to which the voltages on pairs of bit lines that are being compared may differ from each other.
- comparators 340 and 344 can be biased to allow the voltage levels on bit lines 370 and 372 to differ to a degree that is adjustable before either comparator 340 or 344 outputs a signal indicating a malfunction. If the difference in voltage levels between bit lines 370 and 372 is such that it rises above +vref, then comparator 340 will output a signal indicating so to latch 342, and if the difference in voltages levels between bit lines 370 and 372 is such that it drops below -vref, then comparator 344 will output a signal indicating so to latch 346.
- Figure 4 is a flow chart of one embodiment of the present invention.
- each memory cell is connected to only one bit line, this would mean that each of the two bit lines would be connected to the inputs of a single comparator circuit at 420.
- each bit line from one memory cell is connected to a comparator circuit along with a corresponding bit line from the other memory cell at 420.
- the identical values are read back from each of the pair of memory cells, and each corresponding pair of bit lines connected to a comparator circuit are compared.
- Figure 5 is a flow chart of another embodiment of the present invention.
- the testing of memory cells in a memory array starts at 500.
- identical values are written to a pair of memory cells in a memory array, and at 520, corresponding pairs of bit lines coupled to each memory cell in the pair of memory cells are connected to the inputs of a comparator circuit.
- the identical values are read back from the pair of memory cells, and the voltage levels of the corresponding pairs of bit lines are compared.
- test may be repeated for memory cells 160 and 162, with bit lines 170 and 172 being pre-charged to a high state for one test of reading back the identical data, and then being pre-charged to a low state for another reading back of the identical data.
- bit lines 270 and 272 are used to write and read data
- bit lines 274 and 276 are used to write and read the compliments of the data.
- identical values are written to memory cells 260 and 262, using bit lines 270 and 272 to write identical data to memory cells 260 and 262, respectively, while bit lines 274 and 276 are used to write identical compliment data to memory cells 260 and 262, respectively.
- bit lines 270 and 272 are connected to the inputs of comparator circuit 240, and bit lines 274 and 276 are connected to the inputs of comparator circuit 244.
- the identical data and compliments written to both memory cells 260 and 262 is read back using bit lines 270 and 274 to read back from memory cell 260, and bit lines 272 and 276 to read back from memory cell 262. If comparator circuit 240 detects a substantial difference in voltage between bit lines 270 and 272 while reading back the data, then an indication of this fact is latched by latch 242. Correspondingly, if comparator circuit 244 detects a substantial difference in voltage between bit lines 274 and 276 while reading back compliment data, then an indication of this fact is latched by latch 244. If, at 560, more memory cells are to be tested, then at 510, another pair of identical values are written to another pair of memory cells.
- FIG. 6 is a flow chart of still another embodiment of the present invention.
- the testing of memory cells using pairs of bit lines to read and write both bits of data and their compliments in a memory array starts at 600.
- identical values are written to a pair of memory cells in a memory array, and at 620, corresponding ones of bit lines for data and complimentary data that are coupled to each memory cell in the pair of memory cells are connected to the inputs of comparator circuits.
- voltage references used by the comparator circuits are set.
- the identical values are read back from the pair of memory cells, and the voltage levels of the corresponding pairs of bit lines for data and their compliments are compared. If, at 650, a substantial difference is found in the voltage levels in a corresponding pair of bit lines, then the fact that a substantial difference was found is latched at 660, However, regardless of whether such a substantial difference was found at 650, the test ends if there are no more memory cells to be tested at 670. Otherwise, the test is repeated for another pair of memory cells at 610. Alternatively, the test may also be repeated if it is desired to test the bit lines with both a high and a low pre-charging during the reading back of the identical data.
- bit lines 370 and 372 are used to write and read data
- bit lines 374 and 376 are used to write and read the compliments of the data.
- identical values are written to memory cells 360 and 362, using bit lines 370 and 372 to write identical data to memory cells 360 and 362, respectively, while bit lines 374 and 376 are used to write identical compliment data to memory cells 360 and 362, respectively.
- bit lines 370 and 372 are connected to the inputs of subtracting circuit 390, which together with comparators 340 and 341, comprise a comparator circuit.
- bit lines 374 and 376 are connected to the inputs of subtracting circuit 392, which together with comparators 344 and 345, also comprise a comparator circuit.
- voltage reference +vref which is coupled to inputs of comparators 340 and 341
- voltage reference -vref which is coupled to inputs of comparators 344 and 345
- subtiactor circuit 390 subtracts the voltage on bit line 370 from bit line 372, and outputs a voltage representing the resulting difference to the inputs of both comparators 340 and 341. If there is a difference in the voltage levels between bit lines 370 and 372, then the output of subtractor circuit 390 will be a non-zero voltage level that will be either negative or positive depending on which of bit lines 370 or 372 have the higher voltage level. Comparator 340 compares this output from subtracting circuit 390, if the voltage level of the output is higher than +vref, then an indication that this is so is latched by latch 342.
- comparator 341 compares the output from subtracting circuit 390, and if the voltage level of the output is lower than -vref, then an indication that this is so is latched by latch 343.
- subtracting circuit 392 provides an output representing the difference between the voltage levels of bit lines 374 and 376 to the inputs of comparators 344 and 345, which in turn, compare this output to +vref and -vref, respectively, and any indication that the voltage level of this output has risen above +vref or dropped below -vref is latched by latches 346 and 347, respectively.
- test may be repeated for memory cells 360 and 362, with bit lines 370, 372, 374 and 376 being pre-charged to a high state for one test, and then being pre-charged to a low state for the other test.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002578510A JP2004530243A (en) | 2001-03-30 | 2002-03-08 | Memory cell structural test |
KR1020037012883A KR100544362B1 (en) | 2001-03-30 | 2002-03-08 | Memory cell structural test |
DE60212103T DE60212103T2 (en) | 2001-03-30 | 2002-03-08 | STRUCTURED MEMORY CELL TEST |
EP02717602A EP1374250B1 (en) | 2001-03-30 | 2002-03-08 | Memory cell structural test |
HK04103384A HK1060437A1 (en) | 2001-03-30 | 2004-05-13 | Memory cell structural test |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/823,642 US6757209B2 (en) | 2001-03-30 | 2001-03-30 | Memory cell structural test |
US09/823,642 | 2001-03-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002080183A2 true WO2002080183A2 (en) | 2002-10-10 |
WO2002080183A3 WO2002080183A3 (en) | 2003-04-17 |
Family
ID=25239313
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/007340 WO2002080183A2 (en) | 2001-03-30 | 2002-03-08 | Memory cell structural test |
Country Status (10)
Country | Link |
---|---|
US (1) | US6757209B2 (en) |
EP (1) | EP1374250B1 (en) |
JP (1) | JP2004530243A (en) |
KR (1) | KR100544362B1 (en) |
CN (1) | CN100538910C (en) |
AT (1) | ATE329354T1 (en) |
DE (1) | DE60212103T2 (en) |
HK (1) | HK1060437A1 (en) |
MY (1) | MY127555A (en) |
WO (1) | WO2002080183A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8010853B2 (en) | 2005-09-30 | 2011-08-30 | Fujitsu Semiconductor Ltd. | Semiconductor storage device and memory test circuit |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7480195B2 (en) * | 2005-05-11 | 2009-01-20 | Micron Technology, Inc. | Internal data comparison for memory testing |
US7602778B2 (en) * | 2005-06-29 | 2009-10-13 | Cisco Technology, Inc. | System and methods for compressing message headers |
US7548473B2 (en) * | 2006-04-14 | 2009-06-16 | Purdue Research Foundation | Apparatus and methods for determining memory device faults |
CN101714407B (en) * | 2009-11-12 | 2012-08-08 | 钰创科技股份有限公司 | Row address reserved storage location trigger circuit and row address reserved storage location device |
JP6430194B2 (en) * | 2014-09-29 | 2018-11-28 | ルネサスエレクトロニクス株式会社 | Semiconductor memory device |
CN108051767B (en) * | 2018-01-04 | 2019-07-19 | 南京国睿安泰信科技股份有限公司 | A kind of automatic diagnosis method for integrated circuit tester |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5894445A (en) * | 1997-05-06 | 1999-04-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
DE19908513A1 (en) * | 1998-05-28 | 1999-12-02 | Samsung Electronics Co Ltd | Semiconductor memory device with parallel bit test mode |
US6064601A (en) * | 1997-12-29 | 2000-05-16 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices and controlling methods that simultaneously activate multiple column select lines during a write cycle of a parallel bit test mode |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57105897A (en) * | 1980-12-23 | 1982-07-01 | Fujitsu Ltd | Semiconductor storage device |
US4503536A (en) | 1982-09-13 | 1985-03-05 | General Dynamics | Digital circuit unit testing system utilizing signature analysis |
US4527272A (en) | 1982-12-06 | 1985-07-02 | Tektronix, Inc. | Signature analysis using random probing and signature memory |
JPS61261895A (en) * | 1985-05-16 | 1986-11-19 | Toshiba Corp | Semiconductor memory device |
JPS61292300A (en) * | 1985-06-18 | 1986-12-23 | Toshiba Corp | Facilitating circuit for on-chip memory test |
JP2523586B2 (en) * | 1987-02-27 | 1996-08-14 | 株式会社日立製作所 | Semiconductor memory device |
JP2831767B2 (en) * | 1990-01-10 | 1998-12-02 | 株式会社アドバンテスト | Semiconductor memory test equipment |
JPH04212799A (en) * | 1990-01-31 | 1992-08-04 | Nec Ic Microcomput Syst Ltd | Semiconductor memory built in test circuit |
JPH04211160A (en) * | 1990-03-20 | 1992-08-03 | Mitsubishi Electric Corp | Semiconductor memory |
KR940007240B1 (en) * | 1992-02-21 | 1994-08-10 | 현대전자산업 주식회사 | Parallel test circuit |
JP3251637B2 (en) * | 1992-05-06 | 2002-01-28 | 株式会社東芝 | Semiconductor storage device |
JP3307473B2 (en) * | 1992-09-09 | 2002-07-24 | ソニー エレクトロニクス インコーポレイテッド | Test circuit for semiconductor memory |
JPH07211099A (en) * | 1994-01-12 | 1995-08-11 | Sony Corp | Semiconductor storage device testing apparatus |
JPH07307100A (en) * | 1994-05-11 | 1995-11-21 | Nec Corp | Memory integrated circuit |
US5708598A (en) * | 1995-04-24 | 1998-01-13 | Saito; Tamio | System and method for reading multiple voltage level memories |
JP3607407B2 (en) * | 1995-04-26 | 2005-01-05 | 株式会社日立製作所 | Semiconductor memory device |
US5973967A (en) * | 1997-01-03 | 1999-10-26 | Programmable Microelectronics Corporation | Page buffer having negative voltage level shifter |
US6002623A (en) * | 1997-02-12 | 1999-12-14 | Micron Technology, Inc. | Semiconductor memory with test circuit |
US5963497A (en) * | 1998-05-18 | 1999-10-05 | Silicon Aquarius, Inc. | Dynamic random access memory system with simultaneous access and refresh operations and methods for using the same |
JP2001210095A (en) * | 2000-01-24 | 2001-08-03 | Mitsubishi Electric Corp | Memory module |
US6353568B1 (en) * | 2000-12-29 | 2002-03-05 | Lsi Logic Corporation | Dual threshold voltage sense amplifier |
-
2001
- 2001-03-30 US US09/823,642 patent/US6757209B2/en not_active Expired - Fee Related
-
2002
- 2002-01-21 MY MYPI20020232A patent/MY127555A/en unknown
- 2002-03-08 JP JP2002578510A patent/JP2004530243A/en not_active Ceased
- 2002-03-08 KR KR1020037012883A patent/KR100544362B1/en not_active IP Right Cessation
- 2002-03-08 CN CNB028106474A patent/CN100538910C/en not_active Expired - Fee Related
- 2002-03-08 EP EP02717602A patent/EP1374250B1/en not_active Expired - Lifetime
- 2002-03-08 WO PCT/US2002/007340 patent/WO2002080183A2/en active IP Right Grant
- 2002-03-08 DE DE60212103T patent/DE60212103T2/en not_active Expired - Fee Related
- 2002-03-08 AT AT02717602T patent/ATE329354T1/en not_active IP Right Cessation
-
2004
- 2004-05-13 HK HK04103384A patent/HK1060437A1/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5894445A (en) * | 1997-05-06 | 1999-04-13 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US6064601A (en) * | 1997-12-29 | 2000-05-16 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices and controlling methods that simultaneously activate multiple column select lines during a write cycle of a parallel bit test mode |
DE19908513A1 (en) * | 1998-05-28 | 1999-12-02 | Samsung Electronics Co Ltd | Semiconductor memory device with parallel bit test mode |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8010853B2 (en) | 2005-09-30 | 2011-08-30 | Fujitsu Semiconductor Ltd. | Semiconductor storage device and memory test circuit |
Also Published As
Publication number | Publication date |
---|---|
DE60212103D1 (en) | 2006-07-20 |
WO2002080183A3 (en) | 2003-04-17 |
CN1537312A (en) | 2004-10-13 |
HK1060437A1 (en) | 2004-08-06 |
EP1374250A2 (en) | 2004-01-02 |
DE60212103T2 (en) | 2007-01-04 |
CN100538910C (en) | 2009-09-09 |
KR100544362B1 (en) | 2006-01-23 |
ATE329354T1 (en) | 2006-06-15 |
US20020141259A1 (en) | 2002-10-03 |
EP1374250B1 (en) | 2006-06-07 |
MY127555A (en) | 2006-12-29 |
KR20030085084A (en) | 2003-11-01 |
JP2004530243A (en) | 2004-09-30 |
US6757209B2 (en) | 2004-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6501692B1 (en) | Circuit and method for stress testing a static random access memory (SRAM) device | |
JP5032004B2 (en) | Semiconductor device, semiconductor memory and reading method thereof | |
US5343429A (en) | Semiconductor memory device having redundant circuit and method of testing to see whether or not redundant circuit is used therein | |
EP0451595B1 (en) | Short circuit detector circuit for memory array | |
KR100339321B1 (en) | Electronic circuit with memory with multiple memory cells | |
US6590818B1 (en) | Method and apparatus for soft defect detection in a memory | |
KR100367191B1 (en) | Memory IDDQ-testable through cumulative word line activation | |
WO2012012369A2 (en) | Fast parallel test of sram arrays | |
US6757209B2 (en) | Memory cell structural test | |
US6731561B2 (en) | Semiconductor memory and method of testing semiconductor memory | |
KR950005578B1 (en) | Circuit configuration and method for the testing of storage cells | |
KR100518579B1 (en) | Semiconductor device and test method there-of | |
US7474573B2 (en) | Semiconductor memory device capable of writing different data in cells coupled to one word line during burn-in test | |
US7286426B2 (en) | Semiconductor memory device | |
US20070127300A1 (en) | Bun-in test method semiconductor memory device | |
US7388796B2 (en) | Method for testing memory under worse-than-normal conditions | |
US10650909B2 (en) | Testing method for reading current of static random access memory | |
US9001568B2 (en) | Testing signal development on a bit line in an SRAM | |
US6088274A (en) | Method and device for testing a semiconductor serial access memory device through a main memory | |
KR19980069836A (en) | Semiconductor memory | |
KR950004871B1 (en) | Semiconductor memory device having redundant circuit and method of testing to see whether or not redundant circuit is use therein | |
KR100266648B1 (en) | Redundancy circuit in semiconductor integrated circuit | |
KR100520217B1 (en) | Semiconductor memory Device having test Function of parallel Bit | |
JP2011181142A (en) | Method of testing semiconductor memory device | |
JPH0831198A (en) | Test method for sram |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002578510 Country of ref document: JP Ref document number: 1020037012883 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1574/DELNP/2003 Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002717602 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 028106474 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2002717602 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWG | Wipo information: grant in national office |
Ref document number: 1-2003-501052 Country of ref document: PH |
|
WWG | Wipo information: grant in national office |
Ref document number: 2002717602 Country of ref document: EP |