WO2002080469A3 - Schaltungsanordnung zur datenstromverteilung mit konfliktauflösung - Google Patents

Schaltungsanordnung zur datenstromverteilung mit konfliktauflösung Download PDF

Info

Publication number
WO2002080469A3
WO2002080469A3 PCT/EP2002/001578 EP0201578W WO02080469A3 WO 2002080469 A3 WO2002080469 A3 WO 2002080469A3 EP 0201578 W EP0201578 W EP 0201578W WO 02080469 A3 WO02080469 A3 WO 02080469A3
Authority
WO
WIPO (PCT)
Prior art keywords
data stream
circuit arrangement
conflict resolution
intermediate buffer
stream distribution
Prior art date
Application number
PCT/EP2002/001578
Other languages
English (en)
French (fr)
Other versions
WO2002080469A2 (de
Inventor
Christoph Heer
Andreas Kirstaedter
Original Assignee
Infineon Technologies Ag
Christoph Heer
Andreas Kirstaedter
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag, Christoph Heer, Andreas Kirstaedter filed Critical Infineon Technologies Ag
Priority to DE50211138T priority Critical patent/DE50211138D1/de
Priority to US10/467,260 priority patent/US7345995B2/en
Priority to EP02757713A priority patent/EP1374505B1/de
Publication of WO2002080469A2 publication Critical patent/WO2002080469A2/de
Publication of WO2002080469A3 publication Critical patent/WO2002080469A3/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1302—Relay switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1304—Coordinate switches, crossbar, 4/2 with relays, coupling field
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13103—Memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13166—Fault prevention

Abstract

Die Erfindung schafft eine Schaltungsanordnung zur Datenstromverteilung mit Konfliktauflösung, wobei Datenströme bidirektional übertragen werden, so daß erste Datenstromverbindungseinheiten (104a-104n) und zweite Datenstromverbindungseinheiten (105a-105m) sowohl als Eingangs- als auch als Ausgangsanschlüsse dienen. Eine Verteilereinrichtung (100) besteht im wesentlichen aus einer Matrixschalteinheit (101) und ersten Zwischenpuffereinheiten (106a-106n) und zweiten Zwischenpuffereinheiten (107a-107m), wobei zunächst die Informationen im Zellenkopf ausgewertet werden, die, zusammen mit einer Information über eine Belegung von Zwischenpuffereinheiten bestimmen, wann eine aktuelle Datenstromzelle zu einer zugeordneten Ausgangs-Anschlußeinheit weitergeleitet wird.
PCT/EP2002/001578 2001-02-16 2002-02-14 Schaltungsanordnung zur datenstromverteilung mit konfliktauflösung WO2002080469A2 (de)

Priority Applications (3)

Application Number Priority Date Filing Date Title
DE50211138T DE50211138D1 (de) 2001-02-16 2002-02-14 Schaltungsanordnung zur datenstromverteilung mit konfliktauflösung
US10/467,260 US7345995B2 (en) 2001-02-16 2002-02-14 Conflict resolution in data stream distribution
EP02757713A EP1374505B1 (de) 2001-02-16 2002-02-14 Schaltungsanordnung zur datenstromverteilung mit konfliktauflösung

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10107433A DE10107433A1 (de) 2001-02-16 2001-02-16 Schaltungsanordnung zur Datenstromverteilung mit Konfliktauflösung
DE10107433.6 2001-02-16

Publications (2)

Publication Number Publication Date
WO2002080469A2 WO2002080469A2 (de) 2002-10-10
WO2002080469A3 true WO2002080469A3 (de) 2003-10-16

Family

ID=7674372

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2002/001578 WO2002080469A2 (de) 2001-02-16 2002-02-14 Schaltungsanordnung zur datenstromverteilung mit konfliktauflösung

Country Status (5)

Country Link
US (1) US7345995B2 (de)
EP (1) EP1374505B1 (de)
CN (1) CN100399766C (de)
DE (2) DE10107433A1 (de)
WO (1) WO2002080469A2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9106510B2 (en) * 2012-04-09 2015-08-11 Cisco Technology, Inc. Distributed demand matrix computations
CN103812701B (zh) * 2014-02-18 2018-03-09 合肥工业大学 一种基于片上网络中业务流参数的交叉冲突预处理方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5687324A (en) * 1995-11-08 1997-11-11 Advanced Micro Devices, Inc. Method of and system for pre-fetching input cells in ATM switch
US5745489A (en) * 1994-04-15 1998-04-28 Dsc Communications Corporation Buffered crosspoint matrix for an asynchronous transfer mode switch and method of operation
US5862128A (en) * 1995-12-29 1999-01-19 Gte Laboratories Inc Merged buffer signal switch

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4131780A1 (de) * 1991-09-24 1993-03-25 Siemens Ag Schaltungsanordnung zur verarbeitung von datensignalen
DE19707061C2 (de) * 1997-02-21 1999-07-15 Siemens Ag ATM-Kommunikationssystem zum Vermitteln von Internet-Datenpaketen
DE19935126B4 (de) * 1999-07-27 2005-07-14 Infineon Technologies Ag Verfahren und Vorrichtung zur Vermittlung einer Mehrzahl von paket-orientierten Signalen

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745489A (en) * 1994-04-15 1998-04-28 Dsc Communications Corporation Buffered crosspoint matrix for an asynchronous transfer mode switch and method of operation
US5687324A (en) * 1995-11-08 1997-11-11 Advanced Micro Devices, Inc. Method of and system for pre-fetching input cells in ATM switch
US5862128A (en) * 1995-12-29 1999-01-19 Gte Laboratories Inc Merged buffer signal switch

Also Published As

Publication number Publication date
EP1374505B1 (de) 2007-10-31
EP1374505A2 (de) 2004-01-02
US7345995B2 (en) 2008-03-18
DE50211138D1 (de) 2007-12-13
US20040136391A1 (en) 2004-07-15
DE10107433A1 (de) 2002-08-29
WO2002080469A2 (de) 2002-10-10
CN100399766C (zh) 2008-07-02
CN1522524A (zh) 2004-08-18

Similar Documents

Publication Publication Date Title
CA2386576A1 (en) Information system with detachable information module
WO2000041483A3 (en) Bit-rate control in a multimedia device
WO2000060820A3 (en) Streaming information appliance with buffer for time shifting
WO2005065182A3 (en) Optical retarders and related devices and systems
AU2001241669A1 (en) Workflow system and builder offers image script tools on input data type
AU2002232376A1 (en) Transcoder-multiplexer (transmux) software architecture
AU2001251089A1 (en) Cooling module incorporating communication port and related circuits
AU4792500A (en) A system for data transmission via several communication routes
DE60235894D1 (en) Patienten-point-of-care-computersystem
WO2002101566A3 (en) Flexible i/o interface and method for providing a common interface to a processing core
TW200634688A (en) Drive circuit, and image display device incorporating the same
WO2006066195A3 (en) Local macroblock information buffer
AU2002252863A1 (en) An apparatus for controlling access in a data processor
WO2003001360A3 (en) First-in, first-out memory system and method thereof
BR9909954A (pt) Gravador de vìdeo digital com campos ìmpares e pares
WO2003044652A3 (en) High-speed first-in-first-out buffer
AU2003285137A1 (en) Signal splitter with test relays on auxiliary circuit board and system using same
WO2000057226A8 (en) Configurable optical add/drop device
AU2002340667A1 (en) Thin small functionally large data input board
WO2003034109A3 (en) Planar-type polarization independent optical isolator
CA2384072A1 (en) Imaging technique for use with optical mems devices
WO2004006104A3 (en) Configurable multi-port multi-protocol network interface to support packet processing
WO2002080469A3 (de) Schaltungsanordnung zur datenstromverteilung mit konfliktauflösung
CA2330366A1 (en) Input buffer type packet switching equipment
ATE302518T1 (de) Netzwerkerweiterungsmodul

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA CN JP KR US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2002757713

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 028050010

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2002757713

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 10467260

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP

WWG Wipo information: grant in national office

Ref document number: 2002757713

Country of ref document: EP