WO2002095965A1 - Dsl modem utilizing low density parity check codes - Google Patents

Dsl modem utilizing low density parity check codes Download PDF

Info

Publication number
WO2002095965A1
WO2002095965A1 PCT/US2002/011835 US0211835W WO02095965A1 WO 2002095965 A1 WO2002095965 A1 WO 2002095965A1 US 0211835 W US0211835 W US 0211835W WO 02095965 A1 WO02095965 A1 WO 02095965A1
Authority
WO
WIPO (PCT)
Prior art keywords
ones
descendant
matrix
column
ancestor
Prior art date
Application number
PCT/US2002/011835
Other languages
French (fr)
Inventor
Yuri Goldstein
Yuri Okunev
Vitaly Drucker
Original Assignee
Pctel, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pctel, Inc. filed Critical Pctel, Inc.
Publication of WO2002095965A1 publication Critical patent/WO2002095965A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041Arrangements at the transmitter end
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0057Block codes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2602Signal structure

Definitions

  • the present invention relates generally to telecommunications. More particularly, the present invention relates to DSL modems utilizing low density parity check (LDPC) codes and methods of simply generating such LDPC codes.
  • LDPC low density parity check
  • LDPC codes were invented by R. Gallager in 1963.
  • R.G. Gallager "Low-Density- Parity-Check Codes", MIT Press, Cambridge, MA 1963.
  • LDPC code is a constructive code which allows a system to approach the Shannon limit. See, e.g., D.J.C. MacKay and R.M. Neal, "Near Shannon limit performance of LDPC codes", Electron. Letters, Vol. 32, No. 18, Aug. 1996; D.J.C. MacKay, “Good Error- Correcting Codes Based on Very Sparse Matrices", IEEE Transactions on Information Theory, Vol.45, No. 2, March 1999; D.J.C.
  • LDPC code provides the same performance as Turbo-code and provides a range of tradeoffs between performance and decoding complexity.
  • LDPC code be used as part of the G.Lite.bis and G.dmt.bis standards.
  • IBM Corp. "LDPC codes for G.dmt.bis and G.lit.bis", ITU - Telecommunication Standardization Sector, Document CF-060, Clearwater, Florida, 8-12 Jan.
  • LDPC code is determined by its check matrix H.
  • Matrix H is used in a transmitter (encoder) for code words generation and in a receiver (decoder) for decoding the received code block.
  • the matrix consists of binary digits 0 and 1 and has size M k *M j , where M k is the number of columns, and M j is the number of rows.
  • Each row in the matrix defines one of the check equations. If a "1" is located in the k-th column of the j'th row, it means that the k-th bit of the code block participates in the j-th check equation.
  • N k and N j are permissible; i.e., N k (j) and N j (k) can be functions of j and k, correspondingly.
  • the first approach was that proposed by Gallager in his previously cited seminal work, R.G. Gallager, "Low-Density-Parity-Check Codes", MIT Press, Cambridge, MA 1963, and consists of a random distribution of NJ ones within each matrix column. This random distribution is carried out column by column, and each step is accompanied by rectangle elimination within the current column relative to the previous columns.
  • the second approach to H-matrix design is based on a deterministic procedure. For example, in the previously cited IBM Corp., "LDPC codes for G.dmt.bis and G.litbis", ITU - Telecommunication Standardization Sector, Document CF-060, Clearwater, Florida, 8-12 Jan. 2001, a deterministic H-matrix construction is proposed which includes identity matrices and powers of an initial square permutation matrix.
  • the DSL modem of the invention generally includes a receiver and a transmitter with the transmitter including a substantially deterministic LDPC encoder.
  • B) which is determined according to the steps and rules set forth below. More particularly, the encoder takes a block of bits and utilizes a generation matrix G A _1 B which is derived from (i.e., is a function of) the H matrix in order to generate redundant parity bits. The redundant bits are appended to the original block of bits to generate a word.
  • each new descendant should be checked to ensure that no rectangles are generated in conjunction with other "ones" in the current column and previous columns. If a rectangle is generated, the location of the descendant is changed, preferably by shifting the location down or up (by convention) one position at a time until the descendant is in a position where no rectangle is generated. If the position is shifted down and the lowest position is reached without finding a suitable position, the search is continued by shifting the location one position up from the initial descendant position until a suitable position is found. According to the invention, the descendants may be generated in any given order. Two preferable generation orders correspond to increasing or decreasing ancestor positions in the column.
  • descendants may be generated by first generating a descendant for the ancestor at the bottom of the matrix, then by generating a descendant for the ancestor above that in the column, then by generating a descendant for the ancestor above that one, etc. (also called herein “bottom-up”); or by first generating a descendent for the ancestor at the top of the matrix, then by generating a descendant for the ancestor below that in the column, then by generating a descendant for the ancestor below that one, etc. (also called herein “top-down”).
  • Figure 1 is a high level block diagram of a DSL modem utilizing LDPC encoding and decoding according to the invention.
  • Figure 2 is a high level flow diagram of a manner of using an H matrix in the DSL modem of Figure 1.
  • Figure 3 is a flow chart of a preferred method of generating an H matrix according to the invention.
  • Figure 4a is an H matrix of size 20x15 generated using bottom-up descendant generation.
  • Figure 4b is an H matrix of size 20x15 generated using top-down descendant generation.
  • Figure 5 is an H matrix of size 276x69 generated using bottom-up descendant generation.
  • Figure 6 is an H matrix of size 529x69 generated using bottom-up descendant generation
  • Figures 7a-7c are examples of initialization values for the H-matrix according to a second embodiment of the invention.
  • the modem 10 preferably includes a digital interface 20, a transmitter section 30 and a receiver section 40.
  • the transmitter section preferably includes a scrambler 52 which receives data from the digital interface 20, a LDPC encoder 54, an interleaver 56, a bit distributor 58, a mapper 60, a gain element 62, an infinite fast Fourier transform block (IFFT) 64, a cyclic extension block 66, a digital to analog converter 68 and a front end transmit block 69 which interfaces with a hybrid 70.
  • IFFT infinite fast Fourier transform block
  • the receiver section preferably includes a front end receive block 71 which interfaces with the hybrid 70, an analog to digital converter 72, a time equalizer (TEQ) 73, a fast Fourier transform block (FFT) 74, a frequency equaUzer (FEQ) 76, a demapper 78, a deinterleaver 80, a LDPC decoder 82, and a descrambler 84 which provides data to the digital interface 20.
  • TEQ time equalizer
  • FFT fast Fourier transform block
  • FEQ frequency equaUzer
  • demapper 78 demapper 78
  • deinterleaver 80 a deinterleaver 80
  • a LDPC decoder 82 a decoder 82
  • descrambler 84 which provides data to the digital interface 20.
  • the modem 10 is substantially as would be understood by those skilled in the art.
  • the modem 10 may be implemented in hardware, software, or a combination thereof.
  • the LDPC coder 54 and decoder 82 utilize an H matrix which is designed according to the steps and rules set forth below.
  • the LDPC encoder 54 uses the G matrix and a block of bits received from the scrambler 52 to generate a set of parity bits (also called redundant bits).
  • the parity bits are appended to the block of bits received from the scrambler 52 to generate a word which is forwarded to the interleaver 54 and further processed.
  • the G matrix may include an "identity matrix" portion so that a multiplication of the G matrix and the block of bits directly provides the resulting word.
  • the H matrix is likewise used on the decoding side.
  • deinterleaved words received by the LDPC decoder are subjected to soft decisions (as is known in the art), and then subjected to probabilistic decoding which requires information of the H matrix which was utilized to generate the parity bits.
  • the H matrix (and G matrix) may be generated by a microprocessor (not shown) and software which may also be used to implement one or more additional elements of the transmitter or receiver of the modem 10.
  • the H matrix (and G matrix) may be implemented in other hardware and/or software in the modem 10.
  • only the G matrix needs to be available for the transmitter (encoding), while only the H matrix is needed for the receiver (decoding).
  • the H matrix is a substantially deterministic matrix which, according to a first embodiment, may be determined according to the steps of Fig 3. First, at step 102 the "ones" of a first column N are assigned randomly or deterministically.
  • the "ones" are assigned deterministically, the first “one” is located at H(l,l) and the remainder of “ones” for the column are evenly distributed in the column. If, on the other hand, the "ones” are assigned randomly, preferably, a “one” is located in a random row of column 1, and the remaining “ones” are evenly distributed. While less preferred, all “ones" in column one can be randomly located.
  • each of the "ones" of the next column is generated deterministically (i.e., according to a predetermined set of rules).
  • a "one" of the second column (called a “descendant”) is generated at 104 by placing the descendant "1" one position below or one position above its “ancestor” "one” of the previous column (it being determined in advance by convention whether the position below is used or the position above is used). As a result, a descending diagonal or an ascending diagonal is generated.
  • the descendant may take any position in the next column, although it is preferable to place the descendant in the highest free position.
  • H(15,9) generates H(l,10)
  • H(15,12) generates H(l,13).
  • the descendant may take may position in the next column, although it is preferable to place the descendant in the lowest free position.
  • each new descendant is checked to ensure that no rectangles are generated in conjunction with other "ones" in the current column and previous columns. If a rectangle is generated, a command to change the location of the descendant is issued at 108, preferably by shifting the location down or up (by convention) one position at a time (at 104) until the descendant is in a position where no rectangle is generated (as determined at 106). If the position is shifted down and the lowest position is reached without finding a suitable position, the search is continued by shifting the location one position up from the initial descendant position until a suitable position is found.
  • Rectangle elimination is seen in the matrix of Figure 4a.
  • this descendant would cause a rectangle to appear in conjunction with H(l,6), H(l,l), and H(6,l).
  • position H(7,6) is also not acceptable as it would cause a rectangle to appear in conjunction with H(7,2), H(12,2) and H(12,6).
  • the descendant of H(5,5) is found in position H(8,6).
  • the descendants may be generated in any given order. Two preferable generation orders correspond to increasing or decreasing ancestor positions in the column.
  • descendants may be generated by first generating a descendant for the ancestor at the bottom of the matrix, then by generating a descendant for the ancestor above that in the column, then by generating a descendant for the ancestor above that one, etc. (also called herein "bottom-up").
  • the bottom-up technique is seen in Fig. 4a, where a descendant is generated first for H(15,5), then for ancestor H(10,5), and finally for ancestor H(5,5).
  • descendants may generated by first generating a descendent for the ancestor at the top of the matrix, then by generating a descendant for the ancestor below that in the column, then by generating a descendant for the ancestor below that one, etc.
  • top-down (also called herein "top-down”).
  • the top-down technique generates a full diagonal of "ones" from H(l,l) to H(M j ,M j ) as is seen in Fig.4b.
  • a descendant is generated first for H(5,5), then for ancestor H(10,5), and finally for ancestor H(15,5).
  • a determination is made as to whether all descendants for a column have assigned. If all descendants for the column have not been assigned, the program cycles through steps 104- 110. If all descendants for the column have been assigned, unless a determination is made at 112 that the column is the last column, the next column is accessed at 103 for placement of descendant "ones".
  • step 115 When generating descendants it is possible that one or more descendants can "disappear” because of the lack of free positions satisfying the rectangle elimination criterium. This determination can be made at step 115 (shown in phantom after step 108). To regenerate the "lost descendant", it is generally sufficient to change the order of descendant generation for that column (step 117 - shown in phantom). Thus, if the order of descendant generation was conducted “bottom-up”, the direction of generation is switched to "top-down” and vice versa. Preferably, the order of descendant generation is changed only for that column. If changing the order of descendant generation in a column does not cause a free position to appear, the descendant disappears for that column.
  • the number of "ones" in each column N j is determined by the number of "ones" in the previous column, because a descendant is generated for each ancestor. In the preferred embodiment of the invention, this number is fixed and defined as a design parameter. On the other hand, the number of "ones" in each row (row weight) is preferably limited to a maximum row weight (Max(N k )) which is also a design parameter.
  • Figure 5 is an H matrix of size 276x69 generated using bottom-up descendant generation as set forth in the previously listed Matlab program.
  • Figure 6 is an H matrix of size 529x69 generated using the previously listed Matlab program.
  • N j 3.
  • a "one” is shown by a dot, while a “zero” is shown by the absence of a dot.
  • the design procedure for generating the H matrix may be simplified.
  • every column should contain at least one "1”
  • Three such diagonals are shown in Figures 7a-7c, with Fig. 7a representing a descending diagonal, Fig. 7b representing an ascending diagonal, and Fig. 7c representing a mixed descending-ascending diagonal.
  • an ascending-descending diagonal (not shown) could likewise be utilized.
  • the steps shown in Fig. 3 are carried out only with respect to the "ones" which are distributed in the first column and their descendants, thereby reducing the number of calculations required.
  • H matrices With the substantially deterministic method of generating H matrices set forth above, it will be appreciated that if standard conventions (e.g., deterministic first column, descending diagonal generation, bottom-up descendant generation) are agreed upon for all modems, the only information which must be transferred from a transmitting modem to a receiving modem regarding the H matrix includes the matrix size (M k x M j ), and the number (or maximum thereof) of "ones" in a row or column; N k and N j . If standard conventions are not used, code representing one or more of: whether descending or ascending diagonals are used, whether bottom-up or top-down descendant generation is used, the basis of the first column, etc. will also be required to be sent from the transmitting modem to the receiving modem. Regardless, the generation of the H matrix (and hence the G matrix) will be greatly simplified in both the transmitter and receiver.
  • standard conventions e.g., deterministic first column, descending diagonal generation, bottom-
  • Fig. 3 represents checking for rectangle elimination after each placement of a "1”, it is equivalently possible (and is in fact shown in the Matlab program described above) to determine in advance for each column, into which rows a "1" value cannot be placed due to the rectangle rule.
  • many equivalent flow charts such as Fig. 3 may be generated which represent methods of generating an H matrix according to the invention.

Abstract

A DSL modem with a receiver (40) and a transmitter (30) includes an LPDC (54) encoder which utilizes a generation matrix G which is derived from a substantially deterministic H matrix in order to generate redundant parity bits for a block of bits. The H matrix is determined by assigning 'ones' of a first Nj randomly or deterministically. Then, beginning with the second column, assignment of 'ones' is carried out deterministically with each '1' in a previous ancestor column generating a '1' in the next descendant column based on the rule that a descendant is placed one position below or above an ancestor. As a result, descending or ascending diagonals are generated. When distributing 'ones' in any given column, care is taken to ensure that no rectangles are generated in conjunction with other 'ones' in the current column and previous columns. By avoiding generation of rectangles, diagonals are interrupted.

Description

DSL MODEM UTILIZING LOW DENSITY PARITY CHECK CODES
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to telecommunications. More particularly, the present invention relates to DSL modems utilizing low density parity check (LDPC) codes and methods of simply generating such LDPC codes.
2. State of the Art
LDPC codes were invented by R. Gallager in 1963. R.G. Gallager, "Low-Density- Parity-Check Codes", MIT Press, Cambridge, MA 1963. Over thirty years later, a number of researchers showed that LDPC code is a constructive code which allows a system to approach the Shannon limit. See, e.g., D.J.C. MacKay and R.M. Neal, "Near Shannon limit performance of LDPC codes", Electron. Letters, Vol. 32, No. 18, Aug. 1996; D.J.C. MacKay, "Good Error- Correcting Codes Based on Very Sparse Matrices", IEEE Transactions on Information Theory, Vol.45, No. 2, March 1999; D.J.C. MacKay, Simon T. Wilson, and Matthew C. Davey, "Comparison of Constructions of Irregular Gallager Codes", IEEE Transactions on Communications, Vol.47, No. 10, Oct. 1999; Marc P.C. Fossorier, Miodrag Michaljevic, and Hideki Imai, "Reduced Complexity Iterative Decoding of LDPC Codes Based on Belief Propagation", IEEE Transactions on Communications, Vol. 47, No. 5, May 1999; E. Eleftheriou, T. Mittelholzer, and A. Dholakia, "Reduced-complexity decoding algorithm for LDPC codes", Electron. Letter, Vol. 37, January 2001. Indeed, these researchers have proved that LDPC code provides the same performance as Turbo-code and provides a range of tradeoffs between performance and decoding complexity. As a result, several companies have suggested that LDPC code be used as part of the G.Lite.bis and G.dmt.bis standards. IBM Corp., "LDPC codes for G.dmt.bis and G.lit.bis", ITU - Telecommunication Standardization Sector, Document CF-060, Clearwater, Florida, 8-12 Jan. 2001; Aware, Inc., "LDPC Codes for ADSL", ITU - Telecommunication Standardization Sector, Document BI-068, Bangalore, India, 23-27, October 2000; IBM Corp., "LDPC codes for DSL transmission", ITU - Telecommunication Standardization Sector, Document BI-095, Bangalore, India, 23-27, October 2000; IBM Corp., "LDPC coding proposal for G.dmt.bis and G.lite.bis", ITU - Telecommunication Standardization Sector, Document CF-061, Clearwater, Florida, 8-12 Jan. 2001; IBM Corp., Globespan, "G.gen: G.dmt.bis: G.Lite.bis: Reduced-complexity decoding algorithm for LDPC codes", ITU - Telecommunication Standardization Sector, Document IC- 071, Irvine, California, 9-13 April, 2001.
LDPC code is determined by its check matrix H. Matrix H is used in a transmitter (encoder) for code words generation and in a receiver (decoder) for decoding the received code block. The matrix consists of binary digits 0 and 1 and has size Mk*Mj, where Mk is the number of columns, and Mj is the number of rows. Each row in the matrix defines one of the check equations. If a "1" is located in the k-th column of the j'th row, it means that the k-th bit of the code block participates in the j-th check equation.
Matrix H is a "sparse" matrix in that it does not have many "ones". Generally, the matrix contains a fixed number of "ones" Nj in each column and a fixed number of "ones" Nk in each row. In this case, design parameters should preferably satisfy the equation: Mk * Nj = Mj * Nk (1)
Although it is convenient to have equal numbers of "ones" in each column and in each row, this is not an absolute requirement. Some variations of design parameters Nk and Nj are permissible; i.e., Nk(j) and Nj(k) can be functions of j and k, correspondingly.
In addition, another important constraint for matrix design is that the matrix should not contain any rectangles with "ones" in the vertices. This property is sometimes called "elimination of cycles with length 4" or "4-cycle elimination". For purposes herein, it will also be called "rectangle elimination".
Generally, there are two approaches in the prior art to designing H matrices. The first approach was that proposed by Gallager in his previously cited seminal work, R.G. Gallager, "Low-Density-Parity-Check Codes", MIT Press, Cambridge, MA 1963, and consists of a random distribution of NJ ones within each matrix column. This random distribution is carried out column by column, and each step is accompanied by rectangle elimination within the current column relative to the previous columns. The second approach to H-matrix design is based on a deterministic procedure. For example, in the previously cited IBM Corp., "LDPC codes for G.dmt.bis and G.litbis", ITU - Telecommunication Standardization Sector, Document CF-060, Clearwater, Florida, 8-12 Jan. 2001, a deterministic H-matrix construction is proposed which includes identity matrices and powers of an initial square permutation matrix.
Both of the prior art approaches to designing H matrices have undesirable characteristics with respect to their implementation in DSL standards. In particular, the random distribution approach of Gallager is not reproducible (as it is random), and thus, the H matrix used by the transmitting modem must be conveyed to the receiving modem. Because the H matrix is typically a very large matrix, the transfer of this information is undesirable. On the other hand, while the deterministic matrix of IBM is reproducible, it is extremely complex and difficult to generate. Thus, considerable processing power must be dedicated to generating such a matrix, thereby adding complexity and cost to the DSL modem. Besides, this approach does not allow constructing a matrix with arbitrary design parameters Mk and Mj. SUMMARY OF THE INVENTION
It is therefore an object of the invention to provide simple methods of generating reproducible H matrices.
It is another object of the invention to provide DSL modems which utilize simply generated reproducible H matrices.
In accord with these objects which will be discussed in detail below, the DSL modem of the invention generally includes a receiver and a transmitter with the transmitter including a substantially deterministic LDPC encoder. The encoder is a function of a substantially deterministic H matrix (H = A|B) which is determined according to the steps and rules set forth below. More particularly, the encoder takes a block of bits and utilizes a generation matrix G = A_1B which is derived from (i.e., is a function of) the H matrix in order to generate redundant parity bits. The redundant bits are appended to the original block of bits to generate a word.
The substantially deterministic H matrix is determined as follows. First, the "ones" of a first column Nj are assigned randomly or deterministically. Preferably, the ones are distributed evenly within the first column with the first "1" in the first row of the first column according to the algorithm: H(r,l)=l, where r=l+(i-l) integer (M/Nj); i=l,2,...Nj (2)
Then, beginning with the second column, assignment of "ones" is carried out deterministically with each "1" in a previous (ancestor) column generating a "1" in the next (descendant) column based on the rule that a descendant is placed one position below or one position above an ancestor (it being determined in advance by convention whether the position below is used or the position above is used). As a result, a descending diagonal or an ascending diagonal is generated. Where a descending diagonal is used and the ancestor is in the lowest row of the matrix, the descendant may take any position in the next column, although it is preferable to place the descendant in the highest free position.
When distributing "ones" in any given column, each new descendant should be checked to ensure that no rectangles are generated in conjunction with other "ones" in the current column and previous columns. If a rectangle is generated, the location of the descendant is changed, preferably by shifting the location down or up (by convention) one position at a time until the descendant is in a position where no rectangle is generated. If the position is shifted down and the lowest position is reached without finding a suitable position, the search is continued by shifting the location one position up from the initial descendant position until a suitable position is found. According to the invention, the descendants may be generated in any given order. Two preferable generation orders correspond to increasing or decreasing ancestor positions in the column. For example, descendants may be generated by first generating a descendant for the ancestor at the bottom of the matrix, then by generating a descendant for the ancestor above that in the column, then by generating a descendant for the ancestor above that one, etc. (also called herein "bottom-up"); or by first generating a descendent for the ancestor at the top of the matrix, then by generating a descendant for the ancestor below that in the column, then by generating a descendant for the ancestor below that one, etc. (also called herein "top-down").
When generating descendants it is possible that one or more descendants can "disappear" because of the lack of free positions satisfying the rectangle elimination criterium. To regenerate the "lost descendant", it is generally sufficient to change the order of descendant generation for that column. Thus, if the order of descendant generation was conducted "bottom- up", the direction of generation is switched to "top-down" and vice versa; preferably for that column only. If changing the order of descendant generation in a column does not cause a free position to appear, the descendant disappears for that column.
When a descendant disappears it is desirable in the next column to provide a new descendant which does not have an ancestor. In this case, a search of an acceptable position for an "ancestor-less" descendant is conducted, preferably from the first row down.
Additional objects and advantages of the invention will become apparent to those skilled in the art upon reference to the detailed description taken in conjunction with the provided figures.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a high level block diagram of a DSL modem utilizing LDPC encoding and decoding according to the invention.
Figure 2 is a high level flow diagram of a manner of using an H matrix in the DSL modem of Figure 1.
Figure 3 is a flow chart of a preferred method of generating an H matrix according to the invention.
Figure 4a is an H matrix of size 20x15 generated using bottom-up descendant generation.
Figure 4b is an H matrix of size 20x15 generated using top-down descendant generation.
Figure 5 is an H matrix of size 276x69 generated using bottom-up descendant generation.
Figure 6 is an H matrix of size 529x69 generated using bottom-up descendant generation
Figures 7a-7c are examples of initialization values for the H-matrix according to a second embodiment of the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Turning to Figure 1, a high level block diagram of a DSL modem 10 is seen. The modem 10 preferably includes a digital interface 20, a transmitter section 30 and a receiver section 40. The transmitter section preferably includes a scrambler 52 which receives data from the digital interface 20, a LDPC encoder 54, an interleaver 56, a bit distributor 58, a mapper 60, a gain element 62, an infinite fast Fourier transform block (IFFT) 64, a cyclic extension block 66, a digital to analog converter 68 and a front end transmit block 69 which interfaces with a hybrid 70. The receiver section preferably includes a front end receive block 71 which interfaces with the hybrid 70, an analog to digital converter 72, a time equalizer (TEQ) 73, a fast Fourier transform block (FFT) 74, a frequency equaUzer (FEQ) 76, a demapper 78, a deinterleaver 80, a LDPC decoder 82, and a descrambler 84 which provides data to the digital interface 20. Other than the details of the LDPC encoder 54 (and decoder 82), the modem 10 is substantially as would be understood by those skilled in the art. In addition, it will be appreciated by those skilled in the art that the modem 10 may be implemented in hardware, software, or a combination thereof.
High level details of the LDPC coder 54 and decoder 82 are seen in Fig. 2. In particular, the LDPC coder 54 and decoder 82 utilize an H matrix which is designed according to the steps and rules set forth below. The H matrix, where H = A|B, with A being a square matrix and B being the remaining matrix rectangle, is used for encoding purposes to generate a generation matrix G. Matrix G is defined by G = A_1B, which results from multiplying the inverse of the square A matrix with the rectangular B matrix. The LDPC encoder 54 uses the G matrix and a block of bits received from the scrambler 52 to generate a set of parity bits (also called redundant bits). The parity bits are appended to the block of bits received from the scrambler 52 to generate a word which is forwarded to the interleaver 54 and further processed. If desired, and as suggested by Fig. 2, rather than appending the redundant bits to the block of data, the G matrix may include an "identity matrix" portion so that a multiplication of the G matrix and the block of bits directly provides the resulting word.
The H matrix is likewise used on the decoding side. In particular, deinterleaved words received by the LDPC decoder are subjected to soft decisions (as is known in the art), and then subjected to probabilistic decoding which requires information of the H matrix which was utilized to generate the parity bits.
The H matrix (and G matrix) may be generated by a microprocessor (not shown) and software which may also be used to implement one or more additional elements of the transmitter or receiver of the modem 10. Alternatively, the H matrix (and G matrix) may be implemented in other hardware and/or software in the modem 10. Technically, only the G matrix needs to be available for the transmitter (encoding), while only the H matrix is needed for the receiver (decoding).
According to the invention, the H matrix is a substantially deterministic matrix which, according to a first embodiment, may be determined according to the steps of Fig 3. First, at step 102 the "ones" of a first column N are assigned randomly or deterministically.
Preferably, the "ones" are distributed evenly within the first column with the first "1" in the first row of the first column according to relationship (2) set forth above: H(r,l)=l, where r=l+(i-l)*integer (M Nj); i=l,2,...Nj where Mj is the number of rows in the matrix and Nj is the number of "ones" in the column.
Thus, if the "ones" are assigned deterministically, the first "one" is located at H(l,l) and the remainder of "ones" for the column are evenly distributed in the column. If, on the other hand, the "ones" are assigned randomly, preferably, a "one" is located in a random row of column 1, and the remaining "ones" are evenly distributed. While less preferred, all "ones" in column one can be randomly located.
Returning to Figure 3, once the "ones" of the first column are assigned, at 103 the next column is addressed. In particular, at 104, each of the "ones" of the next column is generated deterministically (i.e., according to a predetermined set of rules). In particular, a "one" of the second column (called a "descendant") is generated at 104 by placing the descendant "1" one position below or one position above its "ancestor" "one" of the previous column (it being determined in advance by convention whether the position below is used or the position above is used). As a result, a descending diagonal or an ascending diagonal is generated. Where a descending diagonal is used and the ancestor is in the lowest row of the matrix, the descendant may take any position in the next column, although it is preferable to place the descendant in the highest free position. This may be seen with reference to columns 5 and 6 of Figure 4b. As seen in Fig.4b, H(15,5) = 1, and accordingly, the descendant is found in the first row of column 6; i.e., H(l,6) = 1. Similarly H(15,9) generates H(l,10), and H(15,12) generates H(l,13). Conversely, where an ascending diagonal is used and the ancestor is in the highest row of the matrix, the descendant may take may position in the next column, although it is preferable to place the descendant in the lowest free position.
When distributing "ones" in any given column, at 106, each new descendant is checked to ensure that no rectangles are generated in conjunction with other "ones" in the current column and previous columns. If a rectangle is generated, a command to change the location of the descendant is issued at 108, preferably by shifting the location down or up (by convention) one position at a time (at 104) until the descendant is in a position where no rectangle is generated (as determined at 106). If the position is shifted down and the lowest position is reached without finding a suitable position, the search is continued by shifting the location one position up from the initial descendant position until a suitable position is found.
Rectangle elimination is seen in the matrix of Figure 4a. In particular, referring to the fifth and sixth columns, according to the rule of descendants, ancestor H(5,5) = 1 should generate a descendant H(6,6) = 1. However, this descendant would cause a rectangle to appear in conjunction with H(l,6), H(l,l), and H(6,l). Going down in column 6, it is seen that position H(7,6) is also not acceptable as it would cause a rectangle to appear in conjunction with H(7,2), H(12,2) and H(12,6). Thus, the descendant of H(5,5) is found in position H(8,6). According to the invention, the descendants may be generated in any given order. Two preferable generation orders correspond to increasing or decreasing ancestor positions in the column. For example, descendants may be generated by first generating a descendant for the ancestor at the bottom of the matrix, then by generating a descendant for the ancestor above that in the column, then by generating a descendant for the ancestor above that one, etc. (also called herein "bottom-up"). The bottom-up technique is seen in Fig. 4a, where a descendant is generated first for H(15,5), then for ancestor H(10,5), and finally for ancestor H(5,5). Alternatively, descendants may generated by first generating a descendent for the ancestor at the top of the matrix, then by generating a descendant for the ancestor below that in the column, then by generating a descendant for the ancestor below that one, etc. (also called herein "top-down"). The top-down technique generates a full diagonal of "ones" from H(l,l) to H(Mj,Mj) as is seen in Fig.4b. In Fig. 4b, a descendant is generated first for H(5,5), then for ancestor H(10,5), and finally for ancestor H(15,5). Regardless of whether the top-down or bottom-up technique is used, at 110, a determination is made as to whether all descendants for a column have assigned. If all descendants for the column have not been assigned, the program cycles through steps 104- 110. If all descendants for the column have been assigned, unless a determination is made at 112 that the column is the last column, the next column is accessed at 103 for placement of descendant "ones".
When generating descendants it is possible that one or more descendants can "disappear" because of the lack of free positions satisfying the rectangle elimination criterium. This determination can be made at step 115 (shown in phantom after step 108). To regenerate the "lost descendant", it is generally sufficient to change the order of descendant generation for that column (step 117 - shown in phantom). Thus, if the order of descendant generation was conducted "bottom-up", the direction of generation is switched to "top-down" and vice versa. Preferably, the order of descendant generation is changed only for that column. If changing the order of descendant generation in a column does not cause a free position to appear, the descendant disappears for that column.
When one or more descendants disappear in a column, it is desirable in the next column to provide a new descendant for each descendant which does not have an ancestor. In this case, a search of acceptable positions for each "ancestor-less" descendant is conducted, preferably from the first row down.
Generally, as set forth above, the number of "ones" in each column Nj is determined by the number of "ones" in the previous column, because a descendant is generated for each ancestor. In the preferred embodiment of the invention, this number is fixed and defined as a design parameter. On the other hand, the number of "ones" in each row (row weight) is preferably limited to a maximum row weight (Max(Nk)) which is also a design parameter. Thus, if during distribution of "ones" within a particular column, the number of "ones" in some row reaches Max(Nk), "ones" should not be inserted in that row (i.e., the remaining part of the row is automatically filled with "zeros"), and the descendant "one" is moved by shifting the location of the descendant one position down or up (by convention).
An implementation in Matlab of the method of H matrix design according to Fig. 3 as described above is as follows:
Check-Matrix initialization
Mk=input( 'number of matrix columns, code block length Mk=
Nj=input(' umber of *Onesn in a column, number of checks for bit Nj =
Nk=input( 'number of "ones" in a row, number of bits in each check Nk=
Mj=input( 'number of matrix rows, number of check equations Mj=
C=H; %Check-Matrix w=[o 2* (ones (sized: (Mk-1) ) ) ) ] ; for j=l:Mj
C=[C;w]; end vNk=zeros (size (l :Mj ) ) ; %current numbers of "ones" in rows vNj =zeros (size (1 :Mk) ) ; %current numbers of "ones" in columns
1-st column initialization rr=floor (Mj /Nj ) ; for j r=l :Nj %evenly distributed ones r=l+ (j r-l) *rr,-
C (r, l) =l ; vNk (r) =l; end vNj (l) =Nj ;
Matrix Design for k=l: (Mk-1) %column by column "1" assignment
Z=C(:, (k+1)) ; for h=l:2 %h=l .-search, beginning from the last row if h==l count=0 ; counthl=0 ; %current number of "ones" in the column for jj=l:Mj %row by row assignment, beginning from Mj
X=0; j=Mj+l-jj; if j==Mj & C(Mj,k)==l %transfer "l" from last row to 1-st row n=0;nn=0; while nn==0 & n<Mj n=n+l; if C(n, (k+1) }==2
C(n, (k+1) )=1; nn=l;counthl=counthl+l; end end x=n; elseif C(j,k)==l & C ( (j+1) , (k+1) ) ==2 %typical diagonal shift
C((j+1), (k+l))=l; x=j+l; counthl=counthl+l ; elseif C(j,k)==l & C( (j+1) , (k+1) ) <2 %additional shift m=0;nn=0; while nn==0 & m<(Mj-l) %searching the acceptable place m=m+l; if (j+l+m) < (Mj+1) %searching down nm=m; elseif (j+l+m) >Mj %searching up nm=Mj-j-ι-m; end if C(j+l+nm, (k+l))==2
C(j+l+nm, (k+l))»l; nn=1;counthl=«counthl+l end end x=j+l+nm; end if x>0 %rectangle elimination count=count+l; kk=k,- while kk>0 if C(x,kk)==l for jj=l.-Mj if (C(jj,kk)==l) & (abs(jj-x)>0) & (count<Nj)
C(jj, (k+l))=0; end end end kk=kk-l; end end end %for jj=l:Mj(end of one column design for h=l) elseif h==2 & counthl<Nj count=0 ;counth2=0 ; for jj=l:Mj *row by row "1" assignment from 1-st row x=0; j=jj; if j==Mj & C(Mj,k)==l %transfer "1" from last row to 1-st row n=0;nn=0; while nn==0 & n<Mj n=n+l; if z(n)==2 z(n)=l; nn=l,- counth2=counth2+1; end end x=n; elseif C(j,k)==l & z(j+l)==2 z(j+l)=l; x=j+l; counth2=counth2+l; elseif C(j,k)==l & z(j+l)<2 m=0;nn=0; while nn==0 & m<(Mj-l) %searching the acceptable place m=m+l; if (j+l+m) <(Mj+l) %searching down nm=m; elseif (j+l+m) >Mj %searching up nm=Mj -j-l-m; end if z(j+l+nm)=*=»2 z(j+l+nm) =«1; nn=l; counth2»counth2+l; end end x=j+l+nm; end if x>0 trectangle elimination count=count+l; kk=k; while kk>0 if C(x,kk)==l for jj=l:Mj if (C(jj,kk)==l) & (abs(jj-x)>0) & (count<Nj)
Z(jj)=0; end end end kk=kk-l; end end end %for jj=l:Mj(end of one column design for h=2 if counth2>counthl
C(:, (k+l))=z; end end %if h==l end %for h=l:2 if vNj (k) <Nj ^ancestor recreation qq=0;f=0; while f<l & qq<Mj qq=qq+l if C(qq, (k+l))==2
C(qq, (k+l))=l; f=f+l end end end for jj=l:Mj if C(jj, (k+l))==l vNk (jj ) =vNk (jj ) +1; %calculation of ones in each row vNj (k+1) =vNj (k+1) +1; %calculation of ones in each column else
C(jj, (k+l))=0; %change "2" to "0" in columns end if vNk(jj)==Nk for kk=(k+2) :Mk %change "2" to "0" in rows
C(jj,kk)=-0; end end end end %for k=l: (Mk-1) (end of columns design)
C; %demo:Check Matrix vNj %demo:Number of ones in columns vNk %demo: umber of ones in rows It will be appreciated by those skilled in the art that other implementations of generating an H matrix design in Matlab or in other software or hardware are easily obtained.
Figure 5 is an H matrix of size 276x69 generated using bottom-up descendant generation as set forth in the previously listed Matlab program. The H matrix of Figure 5 has design parameters Mk = 276, Mj = 69, Nk = 12, Nj = 3. The generated H matrix contains a fixed number of "ones" in columns Nj = 3, and a fixed number of "ones" in rows Nk = 12.
Similarly, Figure 6 is an H matrix of size 529x69 generated using the previously listed Matlab program. The H matrix of Figure 6 has the design parameters Mk = 529, Mj = 69, Max(N ) =
12, Nj = 3. This H matrix contains a fixed number of "ones" in its columns, Nj = 3; and a nonfixed, but limited number of "ones" in its rows, 20 < Nk < 25. In Figures 5 and 6, a "one" is shown by a dot, while a "zero" is shown by the absence of a dot.
According to a second embodiment of the invention, the design procedure for generating the H matrix may be simplified. In particular, because every column should contain at least one "1", it is possible to initialize the H matrix with an effectively continuous diagonal. Three such diagonals are shown in Figures 7a-7c, with Fig. 7a representing a descending diagonal, Fig. 7b representing an ascending diagonal, and Fig. 7c representing a mixed descending-ascending diagonal. Of course, an ascending-descending diagonal (not shown) could likewise be utilized. With the H matrix initialized as shown, the steps shown in Fig. 3 are carried out only with respect to the "ones" which are distributed in the first column and their descendants, thereby reducing the number of calculations required.
With the substantially deterministic method of generating H matrices set forth above, it will be appreciated that if standard conventions (e.g., deterministic first column, descending diagonal generation, bottom-up descendant generation) are agreed upon for all modems, the only information which must be transferred from a transmitting modem to a receiving modem regarding the H matrix includes the matrix size (Mk x Mj), and the number (or maximum thereof) of "ones" in a row or column; Nk and Nj. If standard conventions are not used, code representing one or more of: whether descending or ascending diagonals are used, whether bottom-up or top-down descendant generation is used, the basis of the first column, etc. will also be required to be sent from the transmitting modem to the receiving modem. Regardless, the generation of the H matrix (and hence the G matrix) will be greatly simplified in both the transmitter and receiver.
There have been described and illustrated herein embodiments of modems utilizing LDPC coders based on particular H matrices, and methods of simply generating such H matrices. While particular embodiments of the invention have been described, it is not intended that the invention be limited thereto, as it is intended that the invention be as broad in scope as the art will allow and that the specification be read likewise. Thus, while particular code has been listed for generating H matrices, it will be appreciated that other software and/or hardware could be utilized. Also, while the H matrix was discussed with reference to a particular DSL-type modem, it will be appreciated that the H matrix could be used in other types of modem or in other applications. Further, while particular preferred conventions were described, it will be appreciated that other conventions could be added or substituted. For example, while a "bottom- up" and a "top-down" convention were described, a "middle-out" convention could be utilized. Similarly, while the convention of causing the descendant to be located in a row one position down or up from the ancestor of the previous column is preferred, a diagonal can be likewise generated by causing the descendant to be located two, three or n rows up or down from the ancestor of the previous column. In addition, the convention utilized to generate the descendants could change, by convention, from column to column. Furthermore, while rectangle elimination is shown in Fig. 3 to be conducted upon placement of each "1" value in the matrix, it will be appreciated that no checking is required for the first few columns which in principle cannot create a rectangle. Also, while Fig. 3 represents checking for rectangle elimination after each placement of a "1", it is equivalently possible (and is in fact shown in the Matlab program described above) to determine in advance for each column, into which rows a "1" value cannot be placed due to the rectangle rule. Thus, many equivalent flow charts such as Fig. 3 may be generated which represent methods of generating an H matrix according to the invention. Further yet, while the invention was described as generating a matrix by inserting "1" values into a first column of the matrix and assigning descendant ones in subsequent columns, it will be appreciated that the "1" values could be inserted from left to right, or from right to left in the matrix, and the first column to received the ones could be any column of the matrix. Where, a middle column is selected as the first column to receive the ones, the first and last columns will be perceived to be adjacent each other for purposes of continuing the assignment of descendant ones. It will therefore be appreciated by those skilled in the art that yet other modifications could be made to the provided invention without deviating from its spirit and scope as so claimed.

Claims

1. A digital subscriber line (DSL) modem, comprising: a) a digital interface; and b) a transmitter coupled to said digital interface, said transmitter including a low density parity check (LDPC) encoder which generates redundant bits utilizing a generation matrix which is a function of a substantially deterministically generated H matrix; c) a receiver coupled to said digital interface, said receiver including a LDPC decoder; and d) means for substantially deterministically generating said H matrix, said H matrix having a plurality of columns (Mk) and a plurality of rows (Mj), said means for generating said H matrix being associated with at least one of said transmitter and said receiver and including means for assigning a plurality of "ones" into a first column of said H matrix, means for deterministically assigning descendant "ones" in adjacent columns in a substantially diagonal fashion based on the assignment of ancestor "ones" in said first column, and means for preventing "ones" from being located in locations which would cause a rectangle pattern of "ones" in said H matrix by causing a descendant "one" which would otherwise be located in one of said locations to assume another location, thereby causing breaks in diagonal patterns of "ones".
2. A modem according to claim 1, wherein: said first column of the H matrix is a left-most column of said matrix.
3. A modem according to claim 1, wherein: said adjacent columns are subsequent columns.
4. A modem according to claim 1, wherein: said means for generating an H matrix assigns "ones" into said first column in a random fashion.
5. A modem according to claim 1, wherein: said means for generating an H matrix assigns "ones" into said first column in a deterministic fashion.
6. A modem according to claim 1, wherein: said means for generating an H matrix assigns "ones" into said first column such that said "ones" are distributed evenly within said first column.
7. A modem according to claim 1, wherein: said means for generating an H matrix assigns "ones" into said first column according to H(r,l)=l, where r=l+(i-l)*integer (Mj Nj); i=l,2,...Nj where Mj is the number of rows in said H matrix, and Nj is the number of "ones" in a column of said H matrix.
8. A modem according to claim 1, wherein: said means for deterministically assigning descendant "ones" in adjacent columns locates a descendant one position below an ancestor unless locating said descendant in that position which would cause a rectangle pattern of "ones" in said H matrix.
9. A modem according to claim 8, wherein: when an ancestor in a particular column is located at a last row of said H matrix, said means for deterministically assigning descendant "ones" locates a descendant for that ancestor in any row of the next column which would not cause a rectangle pattern of "ones" in said H matrix.
10. A modem according to claim 9, wherein: said any row of the next column is the highest row possible without causing a rectangle pattern of "ones" in said H matrix.
11. A modem according to claim 1, wherein: said means for deterministically assigning descendant "ones" in adjacent columns locates a descendant one position above an ancestor unless locating said descendant in that position which would cause a rectangle pattern of "ones" in said H matrix.
12. A modem according to claim 11, wherein: when an ancestor in a particular column is located at a first row of said H matrix, said means for deterministically assigning descendant "ones" locates a descendant for that ancestor in any row of the next column which would not cause a rectangle pattern of "ones" in said H matrix.
13. A modem according to claim 1, wherein: said means for preventing "ones" from being located in locations which would cause a rectangle pattern of "ones" in said H matrix comprises means for shifting the location of a "one" by one position at a time until the descendant is in a position where no rectangle is generated.
14. A modem according to claim 13, wherein: said means for preventing shifts the location down by one position at a time.
15. A modem according to claim 14, wherein: if a lowest row is reached and still does not present a suitable location for the descendant, said means for preventing shifts the location up by one position at a time.
16. A modem according to claim 13, wherein: said means for preventing shifts the location up by one position at a time.
17. A modem according to claim 16, wherein: if a highest row is reached and still does not present a suitable location for the descendant, said means for preventing shifts the location down by one position at a time.
18. A modem according to claim 1, wherein: said means for deterministically assigning descendant "ones" in adjacent columns in a substantially diagonal fashion based on the assignment of ancestor "ones" in said first column generates descendants in a bottom-up manner such that said means for deterministically assigning descendant "ones" first generates a descendant for a particular ancestor located in the lowest row of said first column containing an ancestor, and then generates a descendant for the ancestor above that particular ancestor.
19. A modem according to claim 18, wherein: said means for deterministically assigning descendant "ones" switches from generating descendants in said bottom-up manner to generating descendants in a top-down manner if said means for preventing would otherwise prevent a descendant from being located in any location due to a rectangle pattern of "ones" appearing in said H matrix.
20. A modem according to claim 19, wherein: said means for deterministically assigning descendant "ones" generates an ancestor-less descendant in a column adjacent a column where a descendant disappears because it cannot be located by said means for deterministically assigning descendant "ones" because of said means for preventing.
21. A modem according to claim 1, wherein: said means for deterministically assigning descendant "ones" in adjacent columns in a substantially diagonal fashion based on the assignment of ancestor "ones" in said first column generates descendants in a top-down manner such that said means for deterministically assigning descendant "ones" first generates a descendant for a particular ancestor located in the highest row of said first column containing an ancestor, and then generates a descendant for the ancestor below that particular ancestor.
22. A modem according to claim 21, wherein: said means for deterministically assigning descendant "ones" switches from generating descendants in said top-down manner to generating descendants in a bottom-up manner if said means for preventing would otherwise prevent a descendant from being located in any location due to a rectangle pattern of "ones" appearing in said H matrix.
23. A modem according to claim 22, wherein: said means for deterministically assigning descendant "ones" generates an ancestor-less descendant in a column adjacent a column where a descendant disappears because it cannot be located by said means for deterministically assigning descendant "ones" because of said means for preventing.
24. A modem according to claim 1, wherein: said transmitter further includes a scrambler coupled to said digital interface and to said LDPC encoder 54, a mapper coupled to said LDPC encoder, a digital to analog converter coupled to said mapper, and a hybrid coupled to said digital to analog converter.
25. A modem according to claim 24, further comprising: said receiver includes a demapper coupled to said hybrid, wherein said LDPC decoder is coupled to said demapper.
26. A modem according to claim 24, wherein: said H matrix is defined by H = A|B, with A being a square matrix and B being a remaining matrix rectangle, and said generation matrix is defined by G = A_1B, where A-1 is an inverse of said square matrix A.
27. A modem according to claim 26, wherein: said LDPC encoder uses said generation matrix and a block of bits received from said scrambler to generate a set of parity bits.
28. A method of generating an H matrix for a low density parity check code, comprising: a) assigning a plurality of "ones" into a first column of an H matrix having a plurality of columns (Mk) and a plurality of rows (Mj); b) based on the assignment of "ones" in said first column, deterministically assigning descendant "ones" in adjacent columns in a substantially diagonal fashion; c) preventing "ones" from being located in locations which would cause a rectangle pattern of "ones" in said H matrix by causing a descendant "one" which would otherwise be located in one of said locations to assume another location, said preventing thereby causing breaks in diagonal patterns of "ones".
29. A method according to claim 28, wherein: said first column of the H matrix is a left-most column of said matrix.
30. A method according to claim 28, wherein: said adjacent columns are subsequent columns.
31. A method according to claim 28, wherein: said assigning "ones" into said first column comprises assigning said "ones" into said first column in a random fashion.
32. A method according to claim 28, wherein: said assigning "ones" into said first column comprises assigning said "ones" into said first column in a deterministic fashion.
33. A method according to claim 28, wherein: said assigning "ones" into said first column comprises assigning said "ones" such that said "ones" are distributed evenly within said first column.
34. A method according to claim 28, wherein: said assigning "ones" into said first column comprises assigning said "ones" according to
H(r,l)=l, where r=l+(i-l) integer (M Nj); i=l,2,...Nj where M is the number of rows in said H matrix, and N is the number of "ones" in a column of said H matrix.
35. A method according to claim 28, wherein: said assigning descendant "ones" in adjacent columns comprises locating a descendant one position below an ancestor unless locating said descendant in that position which would cause a rectangle pattern of "ones" in said H matrix.
36. A method according to claim 35, wherein: when an ancestor in a particular column is located at a last row of said H matrix, said assigning descendant "ones" comprises locating a descendant for that ancestor in any row of the next column which would not cause a rectangle pattern of "ones" in said H matrix.
37. A method according to claim 36, wherein: said any row of the next column is the highest row possible without causing a rectangle pattern of "ones" in said H matrix.
38. A method according to claim 28, wherein: said assigning descendant "ones" in adjacent columns comprises locating a descendant one position above an ancestor unless locating said descendant in that position which would cause a rectangle pattern of "ones" in said H matrix.
39. A method according to claim 38, wherein: when an ancestor in a particular column is located at a first row of said H matrix, said assigning descendant "ones" comprises locating a descendant for that ancestor in any row of the next column which would not cause a rectangle pattern of "ones" in said H matrix.
40. A method according to claim 28, wherein: said preventing "ones" from being located in locations which would cause a rectangle pattern of "ones" in said H matrix comprises shifting the location of a "one" by one position at a time until the descendant is in a position where no rectangle is generated.
41. A method according to claim 40, wherein: said preventing comprises shifting the location down by one position at a time.
42. A method according to claim 41, wherein: if a lowest row is reached and still does not present a suitable location for the descendant, said preventing comprises shifting the location up by one position at a time.
43. A method according to claim 40, wherein: said preventing comprises shifting the location up by one position at a time.
44. A method according to claim 43, wherein: if a highest row is reached and still does not present a suitable location for the descendant, said preventing comprises shifting the location down by one position at a time. ]45. A method according to claim 28, wherein: said deterministically assigning descendant "ones" in adjacent columns in a substantially diagonal fashion comprises generating descendants in a bottom-up manner such that a descendant is first generated for a descendant for a particular ancestor located in the lowest row of said first column containing an ancestor, and then a descendant is generated for the ancestor above that particular ancestor.
46. A method according to claim 45, wherein: said deterministically assigning descendant "ones" switches from generating descendants in said bottom-up manner to generating descendants in a top-down manner if said preventing would otherwise prevent a descendant from being located in any location due to a rectangle pattern of "ones" appearing in said H matrix.
47. A method according to claim 46, wherein: said deterministically assigning descendant "ones" generates an ancestor-less descendant in a column adjacent a column where a descendant disappears because it cannot be located at all because of said preventing.
48. A method according to claim 28, wherein: said deterministically assigning descendant "ones" in adjacent columns in a substantially diagonal fashion comprises generating descendants in a top-down manner such that a descendant "one" is first generated for a descendant for a particular ancestor located in the highest row of said first column containing an ancestor, and then a descendant is generated for the ancestor below that particular ancestor.
49. A method according to claim 48, wherein: said deterministically assigning descendant "ones" switches from generating descendants in said top-down manner to generating descendants in a bottom-up manner if said preventing would otherwise prevent a descendant from being located in any location due to a rectangle pattern of "ones" appearing in said H matrix.
50. A method according to claim 49, wherein: said deterministically assigning descendant "ones" generates an ancestor-less descendant in a column adjacent a column where a descendant disappears because it cannot be located at all because of said preventing.
PCT/US2002/011835 2001-05-21 2002-04-16 Dsl modem utilizing low density parity check codes WO2002095965A1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US29243301P 2001-05-21 2001-05-21
US60/292,433 2001-05-21
US09/893,383 2001-06-27
US09/893,383 US6567465B2 (en) 2001-05-21 2001-06-27 DSL modem utilizing low density parity check codes

Publications (1)

Publication Number Publication Date
WO2002095965A1 true WO2002095965A1 (en) 2002-11-28

Family

ID=26967324

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/011835 WO2002095965A1 (en) 2001-05-21 2002-04-16 Dsl modem utilizing low density parity check codes

Country Status (2)

Country Link
US (2) US6567465B2 (en)
WO (1) WO2002095965A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005053213A1 (en) * 2003-11-28 2005-06-09 Samsung Electronics Co., Ltd. Method of generating parity information using low density parity check
EP1628427A1 (en) * 2003-05-28 2006-02-22 Mitsubishi Denki Kabushiki Kaisha Re-transmission control method and communication device
US7600174B2 (en) 2004-08-10 2009-10-06 Samsung Electronics Co., Ltd Apparatus and method for encoding and decoding a block low density parity check code
US7962828B2 (en) 2003-08-26 2011-06-14 Samsung Electronics Co., Ltd Apparatus and method for coding/decoding block low density parity check code in a mobile communication system
US8595569B2 (en) 2004-07-21 2013-11-26 Qualcomm Incorporated LCPC decoding methods and apparatus

Families Citing this family (95)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7383485B2 (en) * 2000-09-12 2008-06-03 Broadcom Corporation Fast min*- or max*-circuit in LDPC (low density parity check) decoder
US7107511B2 (en) 2002-08-15 2006-09-12 Broadcom Corporation Low density parity check (LDPC) code decoder using min*, min**, max* or max** and their respective inverses
GB0031009D0 (en) * 2000-12-20 2001-01-31 Robson Brian Ceramic core and/or mould for metal casting
FR2826216B1 (en) * 2001-06-18 2003-09-12 Cit Alcatel DIGITAL SIGNAL TRANSMISSION SYSTEM
JP3896822B2 (en) * 2001-11-12 2007-03-22 株式会社豊田自動織機 Swash plate compressor
JP3808769B2 (en) * 2001-12-27 2006-08-16 三菱電機株式会社 LDPC code check matrix generation method
US20030152158A1 (en) * 2002-02-11 2003-08-14 Vocal Technologies, Ltd. Method of asymmetrical forward error correction in a communication system. application to wireless local area networks (WLAN) using turbo codes and low density parity check codes
US7089479B2 (en) * 2002-02-28 2006-08-08 Mitsubishi Denki Kabushiki Kaisha LDPC code inspection matrix generation method and inspection matrix generation device
US7197690B2 (en) * 2002-05-31 2007-03-27 Broadcom Corporation Bandwidth efficient coded modulation scheme based on MLC (multi-level code) signals having multiple maps
US7587659B2 (en) * 2002-05-31 2009-09-08 Broadcom Corporation Efficient front end memory arrangement to support parallel bit node and check node processing in LDPC (Low Density Parity Check) decoders
US7139964B2 (en) 2002-05-31 2006-11-21 Broadcom Corporation Variable modulation with LDPC (low density parity check) coding
US7020829B2 (en) 2002-07-03 2006-03-28 Hughes Electronics Corporation Method and system for decoding low density parity check (LDPC) codes
CN1593012B (en) * 2002-07-03 2015-05-20 Dtvg许可公司 Device and method for bit labeling for amplitude phase shift constellation used with low density parity check (LDPC) codes
US7577207B2 (en) * 2002-07-03 2009-08-18 Dtvg Licensing, Inc. Bit labeling for amplitude phase shift constellation used with low density parity check (LDPC) codes
US20040019845A1 (en) * 2002-07-26 2004-01-29 Hughes Electronics Method and system for generating low density parity check codes
US7864869B2 (en) * 2002-07-26 2011-01-04 Dtvg Licensing, Inc. Satellite communication system utilizing low density parity check codes
US7409628B2 (en) 2002-08-15 2008-08-05 Broadcom Corporation Efficient design to implement LDPC (Low Density Parity Check) decoder
US7350130B2 (en) * 2002-08-15 2008-03-25 Broadcom Corporation Decoding LDPC (low density parity check) code with new operators based on min* operator
US7395487B2 (en) * 2002-08-15 2008-07-01 Broadcom Corporation Common circuitry supporting both bit node and check node processing in LDPC (Low Density Parity Check) decoder
US7447985B2 (en) * 2002-08-15 2008-11-04 Broadcom Corporation Efficient design to implement min**/min**- or max**/max**- functions in LDPC (low density parity check) decoders
US6785863B2 (en) * 2002-09-18 2004-08-31 Motorola, Inc. Method and apparatus for generating parity-check bits from a symbol set
US7216283B2 (en) * 2003-06-13 2007-05-08 Broadcom Corporation Iterative metric updating when decoding LDPC (low density parity check) coded signals and LDPC coded modulation signals
KR20040036460A (en) * 2002-10-26 2004-04-30 삼성전자주식회사 LDPC decoding apparatus and method
US7058873B2 (en) * 2002-11-07 2006-06-06 Carnegie Mellon University Encoding method using a low density parity check code with a column weight of two
US7296216B2 (en) * 2003-01-23 2007-11-13 Broadcom Corporation Stopping and/or reducing oscillations in low density parity check (LDPC) decoding
JP4224777B2 (en) * 2003-05-13 2009-02-18 ソニー株式会社 Decoding method, decoding apparatus, and program
JP4225163B2 (en) * 2003-05-13 2009-02-18 ソニー株式会社 Decoding device, decoding method, and program
US7383493B2 (en) * 2003-06-13 2008-06-03 Broadcom Corporation LDPC (Low Density Parity Check) coded modulation hybrid decoding using non-Gray code maps for improved performance
US7322005B2 (en) * 2003-06-13 2008-01-22 Broadcom Corporation LDPC (Low Density Parity Check) coded modulation symbol decoding using non-Gray code maps for improved performance
US7159170B2 (en) * 2003-06-13 2007-01-02 Broadcom Corporation LDPC (low density parity check) coded modulation symbol decoding
US8208499B2 (en) * 2003-06-13 2012-06-26 Dtvg Licensing, Inc. Framing structure for digital broadcasting and interactive services
US7185270B2 (en) * 2003-07-29 2007-02-27 Broadcom Corporation LDPC (low density parity check) coded modulation hybrid decoding
US7436902B2 (en) * 2003-06-13 2008-10-14 Broadcom Corporation Multi-dimensional space Gray code maps for multi-dimensional phase modulation as applied to LDPC (Low Density Parity Check) coded modulation
US7369633B2 (en) * 2003-06-13 2008-05-06 The Directv Group, Inc. Method and apparatus for providing carrier synchronization in digital broadcast and interactive systems
US20050026572A1 (en) * 2003-07-28 2005-02-03 Texas Instruments Incorporated Noise determiner, a DSL modem including a noise determiner and a method of determining noise in a communications system
US20050041746A1 (en) * 2003-08-04 2005-02-24 Lowell Rosen Software-defined wideband holographic communications apparatus and methods
KR100955952B1 (en) 2003-10-13 2010-05-19 삼성전자주식회사 Method and apparatus for space-time coding using lifting low density parity check codes in a wireless communication system
US7458003B2 (en) * 2003-12-01 2008-11-25 Qualcomm Incorporated Low-complexity, capacity-achieving code for communication systems
US7383487B2 (en) * 2004-01-10 2008-06-03 Broadcom Corporation IPHD (iterative parallel hybrid decoding) of various MLC (multi-level code) signals
US7395495B2 (en) * 2004-01-12 2008-07-01 Intel Corporation Method and apparatus for decoding forward error correction codes
US7149953B2 (en) 2004-02-03 2006-12-12 Broadcom Corporation Efficient LDPC code decoding with new minus operator in a finite precision radix system
US20050193320A1 (en) * 2004-02-09 2005-09-01 President And Fellows Of Harvard College Methods and apparatus for improving performance of information coding schemes
KR100981503B1 (en) * 2004-02-13 2010-09-10 삼성전자주식회사 Apparatus and method for encoding/decoding low density parity check code with maximum error correction/error detection capacity
FR2867925B1 (en) * 2004-03-22 2006-05-19 Canon Kk CANAL ADJUSTMENT TO RAFALE ERRORS
US7281192B2 (en) 2004-04-05 2007-10-09 Broadcom Corporation LDPC (Low Density Parity Check) coded signal decoding using parallel and simultaneous bit node and check node processing
US7243287B2 (en) * 2004-05-03 2007-07-10 Broadcom Corporation Decoding LDPC (Low Density Parity Check) code and graphs using multiplication (or addition in log-domain) on both sides of bipartite graph
US7581157B2 (en) * 2004-06-24 2009-08-25 Lg Electronics Inc. Method and apparatus of encoding and decoding data using low density parity check code in a wireless communication system
KR100739684B1 (en) 2004-08-05 2007-07-13 삼성전자주식회사 Apparatus and Method for generating Low Density Parity Check Matrix
US7143333B2 (en) * 2004-08-09 2006-11-28 Motorola, Inc. Method and apparatus for encoding and decoding data
US7559010B2 (en) * 2004-08-18 2009-07-07 Broadcom Corporation Short length LDPC (Low Density Parity Check) code and modulation adapted for high speed Ethernet applications
US7515642B2 (en) * 2004-08-25 2009-04-07 Broadcom Corporation LDPC (Low Density Parity Check) coded 128 DSQ (Double Square QAM) constellation modulation and associated labeling
US7587008B2 (en) * 2004-08-25 2009-09-08 Broadcom Corporation Decoding error correcting codes transmitted through multiple wire twisted pair cables with uneven noise on the wires
US7689892B2 (en) * 2004-09-08 2010-03-30 Nokia Corporation System and method for adaptive low-density parity-check (LDPC) coding
US7401283B2 (en) * 2004-09-28 2008-07-15 Broadcom Corporation Amplifying magnitude metric of received signals during iterative decoding of LDPC (Low Density Parity Check) code and LDPC coded modulation
KR100703271B1 (en) * 2004-11-23 2007-04-03 삼성전자주식회사 Decoding Method and Apparatus of Low Density Parity Code Using Unified processing
US7752520B2 (en) * 2004-11-24 2010-07-06 Intel Corporation Apparatus and method capable of a unified quasi-cyclic low-density parity-check structure for variable code rates and sizes
KR100913876B1 (en) * 2004-12-01 2009-08-26 삼성전자주식회사 Method and apparatus for generating low density parity check codes
CN100583651C (en) * 2004-12-22 2010-01-20 Lg电子株式会社 Apparatus and method for decoding using channel code
US7516390B2 (en) * 2005-01-10 2009-04-07 Broadcom Corporation LDPC (Low Density Parity Check) coding and interleaving implemented in MIMO communication systems
US7536629B2 (en) 2005-01-10 2009-05-19 Broadcom Corporation Construction of LDPC (Low Density Parity Check) codes using GRS (Generalized Reed-Solomon) code
US7617441B2 (en) * 2005-07-18 2009-11-10 Broadcom Corporation Efficient construction of LDPC (Low Density Parity Check) codes with corresponding parity check matrix having CSI (Cyclic Shifted Identity) sub-matrices
US7549105B2 (en) * 2005-01-10 2009-06-16 Broadcom Corporation Construction of irregular LDPC (low density parity check) codes using RS (Reed-Solomon) codes or GRS (generalized Reed-Solomon) code
US7617439B2 (en) 2005-01-10 2009-11-10 Broadcom Corporation Algebraic construction of LDPC (Low Density Parity Check) codes with corresponding parity check matrix having CSI (Cyclic Shifted Identity) sub-matrices
US7500172B2 (en) * 2005-02-26 2009-03-03 Broadcom Corporation AMP (accelerated message passing) decoder adapted for LDPC (low density parity check) codes
US7447981B2 (en) * 2005-04-01 2008-11-04 Broadcom Corporation System correcting random and/or burst errors using RS (Reed-Solomon) code, turbo/LDPC (Low Density Parity Check) code and convolutional interleave
US7447984B2 (en) 2005-04-01 2008-11-04 Broadcom Corporation System correcting random and/or burst errors using RS (Reed-Solomon) code, turbo/LDPC (Low Density Parity Check) code and convolutional interleave
KR20060108959A (en) * 2005-04-13 2006-10-19 삼성전자주식회사 Method and apparatus for generating low density parity check matrix by block and recording medium thereof
US7499490B2 (en) * 2005-06-24 2009-03-03 California Institute Of Technology Encoders for block-circulant LDPC codes
KR20060135451A (en) * 2005-06-25 2006-12-29 삼성전자주식회사 Method and apparatus of low density parity check encoding
US7617442B2 (en) * 2005-07-18 2009-11-10 Broadcom Corporation Efficient construction of LDPC (Low Density Parity Check) codes with corresponding parity check matrix having CSI (Cyclic Shifted Identity) sub-matrices
US7661055B2 (en) * 2005-12-05 2010-02-09 Broadcom Corporation Partial-parallel implementation of LDPC (Low Density Parity Check) decoders
US7617433B2 (en) * 2006-01-03 2009-11-10 Broadcom Corporation Implementation of LDPC (low density parity check) decoder by sweeping through sub-matrices
US7530002B2 (en) * 2006-01-03 2009-05-05 Broadcom Corporation Sub-matrix-based implementation of LDPC (Low Density Parity Check) decoder
US7631246B2 (en) * 2006-01-09 2009-12-08 Broadcom Corporation LDPC (low density parity check) code size adjustment by shortening and puncturing
US8091009B2 (en) 2006-03-23 2012-01-03 Broadcom Corporation Symbol by symbol map detection for signals corrupted by colored and/or signal dependent noise
US7689896B2 (en) * 2006-06-21 2010-03-30 Broadcom Corporation Minimal hardware implementation of non-parity and parity trellis
US7752529B2 (en) * 2006-07-26 2010-07-06 Broadcom Corporation Combined LDPC (low density parity check) encoder and syndrome checker
US7644339B2 (en) * 2006-10-02 2010-01-05 Broadcom Corporation Overlapping sub-matrix based LDPC (low density parity check) decoder
US7913149B2 (en) * 2006-12-20 2011-03-22 Lsi Corporation Low complexity LDPC encoding algorithm
AU2008207799B2 (en) 2007-01-24 2010-12-02 Qualcomm Incorporated LDPC encoding and decoding of packets of variable sizes
KR100975695B1 (en) * 2007-02-02 2010-08-12 삼성전자주식회사 Apparatus and method for receiving signal in a communication system
US8151171B2 (en) * 2007-05-07 2012-04-03 Broadcom Corporation Operational parameter adaptable LDPC (low density parity check) decoder
US8117523B2 (en) * 2007-05-23 2012-02-14 California Institute Of Technology Rate-compatible protograph LDPC code families with linear minimum distance
US7885176B2 (en) * 2007-06-01 2011-02-08 Samsung Electronics Co., Ltd. Methods and apparatus for mapping modulation symbols to resources in OFDM systems
FR2917920B1 (en) * 2007-06-22 2009-10-09 Centre Nat Rech Scient AUTHENTICATION METHOD USING AN ERROR-CORRECTING CODE DECODING FROM A PUBLIC MATRIX
US7966548B2 (en) * 2007-06-29 2011-06-21 Alcatel-Lucent Usa Inc. Method and system for encoding data using rate-compatible irregular LDPC codes based on edge growth and parity splitting
US20090013239A1 (en) * 2007-07-02 2009-01-08 Broadcom Corporation LDPC (Low Density Parity Check) decoder employing distributed check and/or variable node architecture
US7958429B2 (en) * 2007-07-02 2011-06-07 Broadcom Corporation Distributed processing LDPC (low density parity check) decoder
US8010881B2 (en) * 2007-07-02 2011-08-30 Broadcom Corporation Multi-code LDPC (low density parity check) decoder
US8903092B2 (en) * 2010-06-04 2014-12-02 Maxim Integrated Products, Inc. High speed digital to analog converter with reduced spurious outputs
KR102019893B1 (en) * 2013-07-22 2019-09-09 삼성전자주식회사 Apparatus and method for receiving signal in communication system supporting low density parity check code
CN104917587B (en) * 2014-03-13 2018-08-14 钜泉光电科技(上海)股份有限公司 Data block interleaving and de-interweaving method in communication equipment and its device
KR101775704B1 (en) * 2014-05-21 2017-09-19 삼성전자주식회사 Transmitting apparatus and interleaving method thereof
KR102240728B1 (en) * 2015-01-27 2021-04-16 한국전자통신연구원 Bit interleaver for 64-symbol mapping and low density parity check codeword with 64800 length, 4/15 rate, and method using the same
KR102287630B1 (en) * 2015-02-17 2021-08-10 한국전자통신연구원 Bit interleaver for 16-symbol mapping and low density parity check codeword with 16200 length, 3/15 rate, and method using the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295218A (en) * 1979-06-25 1981-10-13 Regents Of The University Of California Error-correcting coding system
US4334309A (en) * 1980-06-30 1982-06-08 International Business Machines Corporation Error correcting code system
US5872798A (en) * 1994-02-16 1999-02-16 U.S. Philips Corporation Error correctable data transmission method and device based on semi-cyclic codes
US6138125A (en) * 1998-03-31 2000-10-24 Lsi Logic Corporation Block coding method and system for failure recovery in disk arrays

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2348941C (en) * 2000-05-26 2008-03-18 Stewart N. Crozier Method and system for high-spread high-distance interleaving for turbo-codes
EP1290802A1 (en) * 2000-06-16 2003-03-12 Aware, Inc. Systems and methods for ldpc coded modulation
WO2002091592A1 (en) * 2001-05-09 2002-11-14 Comtech Telecommunications Corp. Low density parity check codes and low density turbo product codes
US6633856B2 (en) * 2001-06-15 2003-10-14 Flarion Technologies, Inc. Methods and apparatus for decoding LDPC codes

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295218A (en) * 1979-06-25 1981-10-13 Regents Of The University Of California Error-correcting coding system
US4334309A (en) * 1980-06-30 1982-06-08 International Business Machines Corporation Error correcting code system
US5872798A (en) * 1994-02-16 1999-02-16 U.S. Philips Corporation Error correctable data transmission method and device based on semi-cyclic codes
US6138125A (en) * 1998-03-31 2000-10-24 Lsi Logic Corporation Block coding method and system for failure recovery in disk arrays

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1628427A1 (en) * 2003-05-28 2006-02-22 Mitsubishi Denki Kabushiki Kaisha Re-transmission control method and communication device
EP1628427A4 (en) * 2003-05-28 2006-12-20 Mitsubishi Electric Corp Re-transmission control method and communication device
US7913145B2 (en) 2003-05-28 2011-03-22 Mitsubishi Denki Kabushiki Kaisha Re-transmission control method and communication device
US7962828B2 (en) 2003-08-26 2011-06-14 Samsung Electronics Co., Ltd Apparatus and method for coding/decoding block low density parity check code in a mobile communication system
US8719683B2 (en) 2003-08-26 2014-05-06 Samsung Electronics Co., Ltd Apparatus and method for coding/decoding block low density parity check code in a mobile communication system
US9319068B2 (en) 2003-08-26 2016-04-19 Samsung Electronics Co., Ltd Apparatus and method for coding/decoding block low density parity check code in a mobile communication system
WO2005053213A1 (en) * 2003-11-28 2005-06-09 Samsung Electronics Co., Ltd. Method of generating parity information using low density parity check
US8595569B2 (en) 2004-07-21 2013-11-26 Qualcomm Incorporated LCPC decoding methods and apparatus
US8683289B2 (en) 2004-07-21 2014-03-25 Qualcomm Incorporated LDPC decoding methods and apparatus
US7600174B2 (en) 2004-08-10 2009-10-06 Samsung Electronics Co., Ltd Apparatus and method for encoding and decoding a block low density parity check code

Also Published As

Publication number Publication date
US6950461B2 (en) 2005-09-27
US20020186759A1 (en) 2002-12-12
US6567465B2 (en) 2003-05-20
US20020181569A1 (en) 2002-12-05

Similar Documents

Publication Publication Date Title
US6567465B2 (en) DSL modem utilizing low density parity check codes
EP2259473B1 (en) Parser and puncturing for multiple data streams in a communication system
RU2354045C2 (en) Device and method for encoding and decoding block codes with low density of parity control with variable coding rate
US6895547B2 (en) Method and apparatus for low density parity check encoding of data
EP1724932B1 (en) Device and method for padding and puncturing low density parity check
CA2560852C (en) Apparatus and method for coding/decoding block low density parity check code with variable block length
US20020042899A1 (en) Systems and methods for LDPC coded modulation
CN1993917B (en) Apparatus and method for coding/decoding block low density parity check code with variable block length
KR101070936B1 (en) Methods and apparatus for interleaving in a block-coherent communication system
US20120117440A1 (en) Low density parity check (ldpc) code
EP1699139A2 (en) Method for puncturing low density parity check (LDPC) code
JP2007531455A (en) Apparatus and method for encoding / decoding block low density parity check code having variable block length
JP2012239240A (en) Method for generating parity-check matrices of low-density parity-check codes
CN108199723A (en) One kind is based on double recursive grouping markov supercomposed coding methods
WO2008034287A1 (en) An interleaving scheme for an ldpc coded 32apsk system
EP2211470B1 (en) Generating an exponent table for coding and decoding LDPC codewords of different lengths
CN101091320A (en) 3-stripes gilbert low density parity-check codes
CN101150551A (en) Interweaving scheme of QPSK/8PSK system for low-density checksum coding
JP6276038B2 (en) Modulator and demodulator using spatially coupled LDPC code
CN101150550A (en) Interweaving scheme of 16APSK system for low-density checksum coding
CN113708776B (en) Encoding method, system, medium and device based on LDPC code
US8196000B2 (en) Methods and apparatus for interleaving in a block-coherent communication system
CN113708777B (en) Encoding method, system, medium and device based on LDPC code
KR101447751B1 (en) Method and apparatus for generating parity check matrix in a communication system using block low density parity check code
KR20060016061A (en) Apparatus and method for coding/decoding block low density parity check code with variable block length

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP