WO2003017590A3 - Enlargement of a computation rule for data packet switching - Google Patents

Enlargement of a computation rule for data packet switching Download PDF

Info

Publication number
WO2003017590A3
WO2003017590A3 PCT/IB2002/003226 IB0203226W WO03017590A3 WO 2003017590 A3 WO2003017590 A3 WO 2003017590A3 IB 0203226 W IB0203226 W IB 0203226W WO 03017590 A3 WO03017590 A3 WO 03017590A3
Authority
WO
WIPO (PCT)
Prior art keywords
packet switching
enlargement
data packet
computation rule
switching device
Prior art date
Application number
PCT/IB2002/003226
Other languages
German (de)
French (fr)
Other versions
WO2003017590A2 (en
Inventor
Wageningen Andries Van
Hans J Reumerman
Armand Lelkens
Rainer Schoenen
Original Assignee
Koninkl Philips Electronics Nv
Philips Corp Intellectual Pty
Wageningen Andries Van
Hans J Reumerman
Armand Lelkens
Rainer Schoenen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Philips Corp Intellectual Pty, Wageningen Andries Van, Hans J Reumerman, Armand Lelkens, Rainer Schoenen filed Critical Koninkl Philips Electronics Nv
Publication of WO2003017590A2 publication Critical patent/WO2003017590A2/en
Publication of WO2003017590A3 publication Critical patent/WO2003017590A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation

Abstract

The invention relates to a packet switching device comprising a plurality of input and output ports and at least one switching unit (3 to 5) that consists of a crosspoint matrix and an arbiter unit (9) for controlling said crosspoint matrix (8). A status matrix (10) in the arbiter unit is provided with elements that represent a weighting of a link between an input port and an output port of the packet switching device. The lines of the status matrix (10) correspond to one input port each and the columns correspond to one output port each of the packet switching device. The arbiter unit (8) uses a vector (11) to locate the columns depending on a vector element associated with every column.
PCT/IB2002/003226 2001-08-16 2002-08-02 Enlargement of a computation rule for data packet switching WO2003017590A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10140144.2 2001-08-16
DE10140144A DE10140144A1 (en) 2001-08-16 2001-08-16 Extension of a calculation rule for switching data packets

Publications (2)

Publication Number Publication Date
WO2003017590A2 WO2003017590A2 (en) 2003-02-27
WO2003017590A3 true WO2003017590A3 (en) 2004-06-10

Family

ID=7695585

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2002/003226 WO2003017590A2 (en) 2001-08-16 2002-08-02 Enlargement of a computation rule for data packet switching

Country Status (2)

Country Link
DE (1) DE10140144A1 (en)
WO (1) WO2003017590A2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5923656A (en) * 1996-10-22 1999-07-13 Board Of Trustees Of The University Of Illinois Scalable broad band input-queued ATM switch including weight driven cell scheduler

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5923656A (en) * 1996-10-22 1999-07-13 Board Of Trustees Of The University Of Illinois Scalable broad band input-queued ATM switch including weight driven cell scheduler

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
SCHOENEN R ET AL: "DISTRIBUTED CELL SCHEDULING ALGORITHMS FOR VIRTUAL-OUTPUT-QUEUED SWITCHES", 1999 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE. GLOBECOM'99. SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES. RIO DE JANEIRO, BRAZIL, DEC. 5-9, 1999, IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, NEW YORK, NY: IEEE, US, vol. 2, 5 December 1999 (1999-12-05), pages 1211 - 1215, XP001016905, ISBN: 0-7803-5797-3 *
SCHOENEN R: "AN ARCHITECTURE SUPPORTING QUALITY-OF-SERVICE IN VIRTUAL-OUTPUT-QUEUED SWITCHES", IEICE TRANSACTIONS ON COMMUNICATIONS, INSTITUTE OF ELECTRONICS INFORMATION AND COMM. ENG. TOKYO, JP, vol. E83-B, no. 2, February 2000 (2000-02-01), pages 171 - 181, XP001063853, ISSN: 0916-8516 *

Also Published As

Publication number Publication date
WO2003017590A2 (en) 2003-02-27
DE10140144A1 (en) 2003-02-27

Similar Documents

Publication Publication Date Title
CA2458060C (en) Programmable gate array having interconnecting logic to support embedded fixed logic circuitry
EP1116060B1 (en) Strictly non-blocking optical switch core having optimized switching architecture based on reciprocity conditions
ATE517466T1 (en) RECONFIGURABLE DIGITAL FILTER WITH MULTIPLE FILTER MODES
WO2002075369A3 (en) Modular all-optical cross-connect
WO2002050624A3 (en) Processor architecture
WO2003090416A3 (en) Packet switching
EA200301290A1 (en) INTEGRATED CIRCUIT
WO2003098962A3 (en) Wavelength cross-connect
JP2005508532A5 (en)
CA2330413A1 (en) Large-scale network management using distributed autonomous agents
WO2005038571A3 (en) Data processing system having a serial data controller
WO2003017590A3 (en) Enlargement of a computation rule for data packet switching
WO2002023941A3 (en) Layouts for an integrated circuit to perform time and space switching of sonet framed data
GB0306638D0 (en) Optical routing device
CA2295280A1 (en) Satellite communication routing arbitration techniques
JPH0564276A (en) Time switch circuit
JPH118868A (en) Switch network
WO1995027952A3 (en) Data processing apparatus
WO2002101985A3 (en) Distribution of status information from several virtual output queues over a plurality of switch cards of a packet switching device
WO2002099590A3 (en) Column-based reconfigurable switching matrix
AU2003239700A1 (en) Aes mixcolumn transform
WO2003085518A3 (en) Configurable arithmetic unit
FI84114C (en) Switching System
KR940002835A (en) Multi-Module User Application
US20120159031A1 (en) Device and Method for Enabling Multi-Value Digital Computation

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP US

Kind code of ref document: A2

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FR GB GR IE IT LU MC NL PT SE SK TR

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP