WO2003055157A1 - Deferred queuing in a buffered switch - Google Patents
Deferred queuing in a buffered switch Download PDFInfo
- Publication number
- WO2003055157A1 WO2003055157A1 PCT/US2002/040519 US0240519W WO03055157A1 WO 2003055157 A1 WO2003055157 A1 WO 2003055157A1 US 0240519 W US0240519 W US 0240519W WO 03055157 A1 WO03055157 A1 WO 03055157A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- deferred
- frame
- frames
- packet
- packets
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3009—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
- H04L2012/5683—Buffer or queue management for avoiding head of line blocking
Definitions
- the present invention relates generally to buffered switches. More particularly, the present invention relates to deferred queuing in a buffered switch to alleviate head of line blocking in the buffered switch.
- Communication switches are often used in information networks to transfer information between devices within the network. These switches can have as few as 4 ports or as many as thousands of ports. Each input port generally requires some amount of buffer space to store frames, or packets of information prior to the frames or packets being forwarded to an output port.
- Head of line blocking occurs in switches that have a single receive buffer at each ingress port.
- the queue is defined as "head of line blocked”. This is because, not only is that packet or frame blocked, all packets or frames behind the blocked packet or frame in the queue are blocked even though their destination may be available. Thus, all packets or frames are blocked until the packet or frame at the head of the queue is transmitted.
- One way to solve head of line blocking is to provide one receive buffer at each of the switch's ingress ports for every egress port. For small switches, this approach may be feasible. However for very large switches, massive amounts of memory must be used to provide buffering for all of the outputs. If the switch requires a large input buffer due to long haul applications, the problem is exacerbated further. Accordingly, it is desirable to provide a method and apparatus for alleviating the problems associated with head of line blocking in a buffered switch without using separate buffers for every output.
- the present invention overcomes the problems cited above by temporarily ignoring the blocked packet/frame and deferring its transmission until the destination is ready for reception. This approach does not require any additional memory for frame storage but does require a small amount of memory for frame header s
- a buffer control apparatus in a buffered switch for controlling transmission of packets/frames of data comprises a dual port memory buffer, a buffer write module, a buffer read module and a deferred queue device.
- the dual port buffer memory stores the packets/frames of data.
- the buffer write module writes packet/frames into the dual port buffer memory.
- the buffer read module reads packet/frames of data from the dual port buffer memory.
- the deferred queue device controls the read module so as to temporarily defer transmission of the packets/frames to a destination port which is not available to receive the packets/frames. The deferred packets/frames are queued for later transmission.
- a deferred queue device for temporarily deferring transmission of packets/frames to a destination port in a buffered switch.
- a deferred header queue device stores frame headers and buffer locations for packets/frames being deferred.
- Determination means determine current status of all destination ports in the buffered switch.
- a header select logic unit determines the state of the deferred queue device and supplies a valid buffer address for a deferred packet/frame which can now be sent to the destination port.
- a method temporarily deferring transmission of packets/frames to a destination port in a buffered switch is disclosed.
- a request for transmission of at least one packet/frame to the destination port is received, it is determined whether the destination port is available to receive the at least one packet/frame.
- the transmission of the at least one packet/frame is deferred when the destination port is not available to receive the at least one packet/frame.
- the packet/frame identifier and memory location for each deferred packet/frame is stored in a deferred queue and the process then repeats for the next packet/frame.
- the apparatus attempts to transmit the packets/frames in the deferred queue to their respective destination ports.
- FIG. 1 is a block diagram illustrating a buffer controller of a preferred embodiment of the present invention.
- FIG. 2 is a block diagram illustrating a deferred queue device of a preferred embodiment of the present invention.
- FIG. 3 is a block diagram illustrating an XOFF mask of the deferred queue device of a preferred embodiment of the present invention.
- FIG. 4 is a block diagram illustrating a deferred header queue device of the deferred queue device of a preferred embodiment of the present invention.
- FIG. 5 is a block diagram illustrating a backup header queue device of the deferred queue device of a preferred embodiment of the present invention.
- FIG. 6 is a block diagram illustrating a header selection device of the deferred queue device of a preferred embodiment of the invention.
- FIG. 7 is a flowchart illustrating the steps of a deferring operation that may be followed in accordance with one embodiment of the present invention.
- FIG. 8 is a flowchart illustrating the operation of the deferred queue device in the Backup State in accordance with one embodiment of the present invention.
- a preferred embodiment of the present invention provides a deferred queue device in a buffered switch which temporarily ignores blocked packets/frames and defers transmission of these blocked packets/frames until the destination port is ready for reception, thereby alleviating head of line blocking in a buffered switch.
- FIG. 1 illustrates a buffer controller module 100 which can be used to control transmission of frames or packets of data.
- the buffer controller module 100 comprises a link interface 102, a router interface 104, a buffer write module 106, a buffer read module 108 and a dual port buffer memory 110. The operations of these elements are well known and will not be described herein.
- the buffer controller module 100 also comprises a deferred queue device 112. The deferred queue device 112 is used to alleviate head of line blocking in the buffered switch.
- the buffered queue device 112 can be used with communication protocols that use packet or frame formats that include a start of frame/packet (SOF) delimiter, a header, a payload, and an end of frame/packet (EOF) delimiter.
- the frame header has a port egress or destination identifier (D_ID) embedded in the frame or packet header.
- D_ID port egress or destination identifier
- the deferred queue device 112 is described for a 200 port switch with ingress buffer capacity of 100 variable length frames. It will be understood by those skilled in the art that the deferred queue device can be used in switches with any number of ports with any size-input buffer.
- the deferred queue device could also be used in switches that do not use EOF delimiters if the frames/packets are of a fixed length.
- EOF delimiters if the frames/packets are of a fixed length.
- the deferred queue device 112 is comprised of five major components: a backup header queue device 202; XOFF masks 204 and 208; a deferred header queue device 206; and the header select unit 210.
- the deferred header queue 206 stores the frame headers and buffer location for frames waiting to be sent to a destination port that is currently busy.
- the backup header queue device 202 stores the frame headers and buffer location for frames waiting to be sent to a destination because those frames arrived at the port ingress while deferred frames were being sent to their destination.
- the XOFF masks 204 and 208 contain the current status of each egress port within the switch.
- the header select logic 210 determines the state of the deferred queue device and supplies a valid ingress buffer address containing the next frame to be sent to its egress (destination).
- An XOFF mask is illustrated in FIG. 3.
- the XOFF mask 204 is comprised of a multiplexer 302, flip-flop units 304, 306, 308, and a dual port memory 310. The XOFF masks are used to determine if a frame can be sent to its destination. Determination of a destination's busy state could be indicated by an unsolicited busy signal (XOFF) or a failed connection request.
- XOFF unsolicited busy signal
- a 512 by 1 dual port memory 310 is used to store the "XOFF" status of each destination. If a bit is set in a location, its corresponding destination port is busy and cannot accept any new frames.
- the XOFF mask's dual port memory 310 is updated by an external XOFF control circuit which is not illustrated.
- the XOFF control circuit waits for an update _busy indication to be negated and sends an XOFF D signal indicating the destination port that is being updated, an XOFF BIT signal which indicates whether the destination is XOFFing or XONing, and an XOFF ipdate strobe signal.
- the XOFFjbit and the XOFFJD are temporarily stored until the header queue state machine within the header select logic enables the dual port memory 310 to be updated.
- XOFF mask 204 if the backup header is empty, the D_ID field of the current frame is applied to the read pointer (RPTR) of the dual port memory 310. If the backup header is not empty, the D_ID field of the oldest frame header in the backup header queue device 202 is applied to the read pointer on the dual port memory 310. In either case, if the content of the location corresponding to the D_ID is 1, indicating that the desired destination is not available, a defer 1 signal is asserted.
- XOFF mask 208 is similar to XOFF mask 204 except the XOFF mask 208 does not have the input multiplexer 302.
- the D ID field of the DQ header is applied directly to the dual port memory's read pointer input. If the content of the location corresponding to the D_ID is 1, a defer2 signal is asserted.
- the deferred header queue device 206 is comprised of a dual port memory 412, a flag register 410, a write pointer logic unit 402 and an associated counter 406, and a read pointer logic unit 404 and an associated counter 408.
- the dual port memory is a 100 by 16 dual port RAM, but the present invention is not limited thereto.
- the dual port memory 412 stores header information and an address pointer that indicates where a frame is stored in the buffer memory.
- the write pointer logic unit 402 determines when the dual port memory should be written to based on the state of the deferred queue device as a whole and the defer 1 and defer2 signals that originate from the XOFF masks 204 and 208, respectively.
- the read pointer logic unit 404 determines when the dual port should be read from based on the state of the deferred queue device as a whole and the nextjrame signal.
- the flag register 410 is used for error status.
- the backup header queue device 202 is comprised of a dual port memory 512, a flag register 510, a write pointer logic unit 502 and an associated counter 506, and a read pointer logic unit 504 and an associated counter 508.
- the dual port memory is a 100 by 16 dual port RAM, but the invention is not limited thereto.
- the dual port memory 512 stores header information and an address pointer that indicates where a frame is stored in the buffer memory.
- the write pointer logic unit 502 determines when the dual port memory should be written to based on the state of the deferred queue device as a whole and the newjrame signal.
- the read pointer logic unit 504 determines when the dual port should be read from based on the state of the deferred queue device as a whole and the nextjrame signal.
- the flag register 510 is used for error status.
- the header select logic unit 210 contains a deferred queue state machine (DQSM) 602 and logic units 604, 606, 608, 610, and 612 required to select between the nextjrame eader signal and the deferred Jramejieader signal for output on the read_addr bus.
- the header select logic 210 also determines when the contents of the read_addr bus is valid and asserts the valid_read_addr signal.
- DQSM deferred queue state machine
- the DQSM 602 has three states: an Initial State; a Deferred State; and a Backup State.
- the DQSM enters the Initial State upon reset and stays there until it receives an XOFF ipdate signal with the XOFF Jit set to a zero (XON).
- XON XOFF
- the DQSM 602 moves to the Deferred State until defer _done is asserted.
- the DQSM 602 then moves to the Initial State or the Backup State depending on the bu_empty signal. If the bu_empty signal is set, the DQSM 602 moves to the Initial State, and if the bu_empty signal is not set, the DQSM 602 moves to the Backup State.
- the DQSM 602 If, while in the Backup State, the DQSM 602 detects an XON condition, the DQSM 602 will move to the Deferred State. If an XON condition is not detected while in the Backup State, the DQSM 602 will stay in the Backup State until the bu_empty signal is asserted. At that time, the DQSM 602 will return to the Initial State. The remainder of the header select logic determines when the read_addr output is valid and selects the nextjrame Jeader or the deferred Jrame eader for output onto the read xddr bus.
- the backup header queues are empty or a reset signal be asserted. Only the deferred queue device 112 can be written to while in the Initial State.
- frame information such as the frame's D_ID and the starting address of the buffer memory location where the frame is stored are copied, in step 702, to the deferred queue device 112 on its D LD and RAM_addr bus inputs, respectively.
- a Newjrame signal enables XOFF mask 204 to compare the DJD to the current status in the XOFF mask 204 in step 704.
- the defer 1 signal is asserted in step 708.
- the D ID and RAMJddr are stored in the deferred header queue 206 in step 710. If the XOFF mask 204 indicates that the port identified by the D_ID can be transmitted to (defer 1 is not asserted), the header select logic puts the contents of nextjramejieader on its read_addr output and asserts valid readjxddr.
- the buffer memory controller then reads the frame out of the buffer memory to the fabric interface in step 706.
- the header information for all incoming frames for the block port is stored in the backup header queue device 202 in step 712.
- the XOFF mask update clears a bit indicating that the port is no longer blocked (XON condition) in step 714
- the deferred queue is checked for frames that can now be transmitted to the port in step 716.
- the header select logic detects the XON condition and asserts a deferred state signal to the deferred header queue device 206.
- the XOFF mask 208 determines if the deferred frame can be transmitted or if it needs to continue to be deferred.
- the XOFF mask 208 compares the DJLD field of the DQJeader to the updated status information in the XOFF mask 208. If the XOFF mask 208 indicates that the port identified by the DJD can be transmitted to, the header select logic passes the starting address of the buffer memory location where the frame is stored from its deferred Jramejdr input to its read zddr output. At the same time, the header select logic asserts the valid _read_addr signal to the buffer memory controller. The buffer memory controller then reads the frame out of the buffer memory to the fabric interface in step 718. The header information and memory location for the transmitted frame is then removed from the deferred header queue in step 720.
- the header is written back into and at the end of the deferred queue from which the header came. This process is repeated until all entries in all queues are either discarded (frame is sent to its destination) or re-entered (frame continues deferred status). When this operation is complete, all deferred headers that could not be serviced will have been written back into the queue in the same order that they were read out. All headers that are serviced are discarded. This entire operation is considered the header check cycle.
- the XOFF masks are not updated to reflect the new XON status until the header check cycle finishes. Once the cycle finishes, the cycle is restarted with the new XOFF mask value. Preserving the frame order in the FIFO and allowing XONs to occur only on the boundaries of the header check cycle guarantees in order frame delivery.
- the deferred queue device enters the Backup State in step 802.
- the backup header 202 is checked for frames that may have been stored while the deferred queue was being serviced in step 804.
- the backup header queue 202 asserts a bu_read signal
- the backup header's q eader output is applied to the XOFF mask 204.
- the XOFF mask 204 determines if the "backed up" frame can be transmitted or if it must be deferred in step 806. If the frame is to be deferred, the header is transferred from the backup header queue to the deferred header queue in step 808. If the XOFF mask 204 indicates that the port identified by the DJD can be transmitted to, the header select logic passes the starting address of the buffer memory location where the frame is stored from its nextjrame dr input to its read_addr output in step 810. At the same time, the header select logic asserts the valid_read_addr signal to the buffer memory controller. The buffer memory controller then reads out the frame out of the buffer memory to the fabric interface in step 812. The header information and memory location for the transmitted frame is then removed from the backup header queue in step 814.
- the header select logic goes back to the Deferred State and services any frame that may have been deferred. Header processing continues to move back and forth between the Deferred and Backup States until all headers are processed to completion. When all headers are processed, the deferred queue returns to the Initial State.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02805619A EP1466449A1 (en) | 2001-12-19 | 2002-12-19 | Deferred queuing in a buffered switch |
CA002470758A CA2470758A1 (en) | 2001-12-19 | 2002-12-19 | Deferred queuing in a buffered switch |
AU2002366842A AU2002366842A1 (en) | 2001-12-19 | 2002-12-19 | Deferred queuing in a buffered switch |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/020,968 | 2001-12-19 | ||
US10/020,968 US7260104B2 (en) | 2001-12-19 | 2001-12-19 | Deferred queuing in a buffered switch |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2003055157A1 true WO2003055157A1 (en) | 2003-07-03 |
Family
ID=21801585
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/040519 WO2003055157A1 (en) | 2001-12-19 | 2002-12-19 | Deferred queuing in a buffered switch |
Country Status (5)
Country | Link |
---|---|
US (4) | US7260104B2 (en) |
EP (1) | EP1466449A1 (en) |
AU (1) | AU2002366842A1 (en) |
CA (1) | CA2470758A1 (en) |
WO (1) | WO2003055157A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007138250A2 (en) * | 2006-05-25 | 2007-12-06 | Solarflare Communications Incorporated | Computer system with lock- protected queues for sending and receiving data |
Families Citing this family (104)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7260104B2 (en) * | 2001-12-19 | 2007-08-21 | Computer Network Technology Corporation | Deferred queuing in a buffered switch |
US7499410B2 (en) | 2001-12-26 | 2009-03-03 | Cisco Technology, Inc. | Fibre channel switch that enables end devices in different fabrics to communicate with one another while retaining their unique fibre channel domain—IDs |
US7616637B1 (en) * | 2002-04-01 | 2009-11-10 | Cisco Technology, Inc. | Label switching in fibre channel networks |
US7206288B2 (en) * | 2002-06-12 | 2007-04-17 | Cisco Technology, Inc. | Methods and apparatus for characterizing a route in fibre channel fabric |
US7154886B2 (en) * | 2002-07-22 | 2006-12-26 | Qlogic Corporation | Method and system for primary blade selection in a multi-module fiber channel switch |
US7397768B1 (en) | 2002-09-11 | 2008-07-08 | Qlogic, Corporation | Zone management in a multi-module fibre channel switch |
US7184466B1 (en) * | 2002-09-12 | 2007-02-27 | Xilinx, Inc. | Radio frequency data conveyance system including configurable integrated circuits |
US6886141B1 (en) * | 2002-10-07 | 2005-04-26 | Qlogic Corporation | Method and system for reducing congestion in computer networks |
US7433326B2 (en) * | 2002-11-27 | 2008-10-07 | Cisco Technology, Inc. | Methods and devices for exchanging peer parameters between network devices |
US7277448B1 (en) * | 2003-06-27 | 2007-10-02 | Cisco Technology, Inc. | Hierarchical scheduler inter-layer eligibility deferral |
US7525910B2 (en) * | 2003-07-16 | 2009-04-28 | Qlogic, Corporation | Method and system for non-disruptive data capture in networks |
US7453802B2 (en) * | 2003-07-16 | 2008-11-18 | Qlogic, Corporation | Method and apparatus for detecting and removing orphaned primitives in a fibre channel network |
US7471635B2 (en) * | 2003-07-16 | 2008-12-30 | Qlogic, Corporation | Method and apparatus for test pattern generation |
US7463646B2 (en) * | 2003-07-16 | 2008-12-09 | Qlogic Corporation | Method and system for fibre channel arbitrated loop acceleration |
US7792115B2 (en) * | 2003-07-21 | 2010-09-07 | Qlogic, Corporation | Method and system for routing and filtering network data packets in fibre channel systems |
US7466700B2 (en) * | 2003-07-21 | 2008-12-16 | Qlogic, Corporation | LUN based hard zoning in fibre channel switches |
US7583597B2 (en) * | 2003-07-21 | 2009-09-01 | Qlogic Corporation | Method and system for improving bandwidth and reducing idles in fibre channel switches |
US7684401B2 (en) | 2003-07-21 | 2010-03-23 | Qlogic, Corporation | Method and system for using extended fabric features with fibre channel switch elements |
US7512067B2 (en) * | 2003-07-21 | 2009-03-31 | Qlogic, Corporation | Method and system for congestion control based on optimum bandwidth allocation in a fibre channel switch |
US7430175B2 (en) * | 2003-07-21 | 2008-09-30 | Qlogic, Corporation | Method and system for managing traffic in fibre channel systems |
US7522529B2 (en) * | 2003-07-21 | 2009-04-21 | Qlogic, Corporation | Method and system for detecting congestion and over subscription in a fibre channel network |
US7477655B2 (en) * | 2003-07-21 | 2009-01-13 | Qlogic, Corporation | Method and system for power control of fibre channel switches |
US7447224B2 (en) * | 2003-07-21 | 2008-11-04 | Qlogic, Corporation | Method and system for routing fibre channel frames |
US7630384B2 (en) * | 2003-07-21 | 2009-12-08 | Qlogic, Corporation | Method and system for distributing credit in fibre channel systems |
US7420982B2 (en) * | 2003-07-21 | 2008-09-02 | Qlogic, Corporation | Method and system for keeping a fibre channel arbitrated loop open during frame gaps |
US7580354B2 (en) * | 2003-07-21 | 2009-08-25 | Qlogic, Corporation | Multi-speed cut through operation in fibre channel switches |
US7406092B2 (en) * | 2003-07-21 | 2008-07-29 | Qlogic, Corporation | Programmable pseudo virtual lanes for fibre channel systems |
US7525983B2 (en) * | 2003-07-21 | 2009-04-28 | Qlogic, Corporation | Method and system for selecting virtual lanes in fibre channel switches |
US7573909B2 (en) * | 2003-07-21 | 2009-08-11 | Qlogic, Corporation | Method and system for programmable data dependant network routing |
US7894348B2 (en) * | 2003-07-21 | 2011-02-22 | Qlogic, Corporation | Method and system for congestion control in a fibre channel switch |
US7522522B2 (en) * | 2003-07-21 | 2009-04-21 | Qlogic, Corporation | Method and system for reducing latency and congestion in fibre channel switches |
US7646767B2 (en) * | 2003-07-21 | 2010-01-12 | Qlogic, Corporation | Method and system for programmable data dependant network routing |
US7558281B2 (en) * | 2003-07-21 | 2009-07-07 | Qlogic, Corporation | Method and system for configuring fibre channel ports |
US7539143B2 (en) * | 2003-08-11 | 2009-05-26 | Netapp, Inc. | Network switching device ingress memory system |
US20050089054A1 (en) * | 2003-08-11 | 2005-04-28 | Gene Ciancaglini | Methods and apparatus for provisioning connection oriented, quality of service capabilities and services |
KR100612442B1 (en) * | 2004-01-26 | 2006-08-16 | 삼성전자주식회사 | Buffer switch and scheduling method thereof |
US7564789B2 (en) * | 2004-02-05 | 2009-07-21 | Qlogic, Corporation | Method and system for reducing deadlock in fibre channel fabrics using virtual lanes |
US7480293B2 (en) * | 2004-02-05 | 2009-01-20 | Qlogic, Corporation | Method and system for preventing deadlock in fibre channel fabrics using frame priorities |
US8174978B2 (en) * | 2004-03-05 | 2012-05-08 | Xyratex Technology Limited | Method for congestion management of a network, a signalling protocol, a switch, an end station and a network |
US7930377B2 (en) | 2004-04-23 | 2011-04-19 | Qlogic, Corporation | Method and system for using boot servers in networks |
US20050281282A1 (en) * | 2004-06-21 | 2005-12-22 | Gonzalez Henry J | Internal messaging within a switch |
US20060013135A1 (en) * | 2004-06-21 | 2006-01-19 | Schmidt Steven G | Flow control in a switch |
US7453810B2 (en) * | 2004-07-27 | 2008-11-18 | Alcatel Lucent | Method and apparatus for closed loop, out-of-band backpressure mechanism |
US7411958B2 (en) * | 2004-10-01 | 2008-08-12 | Qlogic, Corporation | Method and system for transferring data directly between storage devices in a storage area network |
US7593997B2 (en) * | 2004-10-01 | 2009-09-22 | Qlogic, Corporation | Method and system for LUN remapping in fibre channel networks |
US8295299B2 (en) * | 2004-10-01 | 2012-10-23 | Qlogic, Corporation | High speed fibre channel switch element |
US7593324B2 (en) * | 2004-10-25 | 2009-09-22 | Cisco Technology, Inc. | Graceful port shutdown protocol for fibre channel interfaces |
US7916628B2 (en) * | 2004-11-01 | 2011-03-29 | Cisco Technology, Inc. | Trunking for fabric ports in fibre channel switches and attached devices |
US7916743B2 (en) * | 2004-11-17 | 2011-03-29 | Jinsalas Solutions, Llc | System and method for improved multicast performance |
US7649844B2 (en) * | 2004-12-29 | 2010-01-19 | Cisco Technology, Inc. | In-order fibre channel packet delivery |
US7136954B2 (en) * | 2005-01-31 | 2006-11-14 | International Business Machines Corporation | Data communication method and apparatus utilizing credit-based data transfer protocol and credit loss detection mechanism |
US7493426B2 (en) * | 2005-01-31 | 2009-02-17 | International Business Machines Corporation | Data communication method and apparatus utilizing programmable channels for allocation of buffer space and transaction control |
US20060174050A1 (en) * | 2005-01-31 | 2006-08-03 | International Business Machines Corporation | Internal data bus interconnection mechanism utilizing shared buffers supporting communication among multiple functional components of an integrated circuit chip |
US7548513B2 (en) * | 2005-02-17 | 2009-06-16 | Intel Corporation | Techniques to provide recovery receive queues for flooded queues |
US7719982B2 (en) * | 2005-08-31 | 2010-05-18 | Intel Corporation | Switching device utilizing flow-control management |
US7680039B2 (en) * | 2005-09-02 | 2010-03-16 | Intel Corporation | Network load balancing |
US7577133B1 (en) | 2005-09-09 | 2009-08-18 | Juniper Networks, Inc. | Scalable central memory switching fabric |
US7593330B1 (en) * | 2006-01-30 | 2009-09-22 | Juniper Networks, Inc. | Processing of partial frames and partial superframes |
US20070268825A1 (en) * | 2006-05-19 | 2007-11-22 | Michael Corwin | Fine-grain fairness in a hierarchical switched system |
US20080168161A1 (en) * | 2007-01-10 | 2008-07-10 | International Business Machines Corporation | Systems and methods for managing faults within a high speed network employing wide ports |
US20080168302A1 (en) * | 2007-01-10 | 2008-07-10 | International Business Machines Corporation | Systems and methods for diagnosing faults in a multiple domain storage system |
US20080270638A1 (en) * | 2007-04-30 | 2008-10-30 | International Business Machines Corporation | Systems and methods for monitoring high speed network traffic via simultaneously multiplexed data streams |
US8681807B1 (en) * | 2007-05-09 | 2014-03-25 | Marvell Israel (M.I.S.L) Ltd. | Method and apparatus for switch port memory allocation |
US8068429B2 (en) * | 2007-05-31 | 2011-11-29 | Ixia | Transmit scheduling |
US7975027B2 (en) * | 2007-08-06 | 2011-07-05 | International Business Machines Corporation | Credit depletion notification for transmitting frames between a port pair |
US7787375B2 (en) * | 2007-08-06 | 2010-08-31 | International Business Machines Corporation | Performing a recovery action in response to a credit depletion notification |
US8560634B2 (en) * | 2007-10-17 | 2013-10-15 | Dispersive Networks, Inc. | Apparatus, systems and methods utilizing dispersive networking |
GB2458952B (en) * | 2008-04-04 | 2012-06-13 | Micron Technology Inc | Queue processing method |
US8135025B2 (en) * | 2009-06-03 | 2012-03-13 | Microsoft Corporation | Asynchronous communication in an unstable network |
US8644140B2 (en) * | 2009-09-09 | 2014-02-04 | Mellanox Technologies Ltd. | Data switch with shared port buffers |
US8711697B1 (en) * | 2011-06-22 | 2014-04-29 | Marvell International Ltd. | Method and apparatus for prioritizing data transfer |
US8699491B2 (en) * | 2011-07-25 | 2014-04-15 | Mellanox Technologies Ltd. | Network element with shared buffers |
US9369296B2 (en) | 2011-08-08 | 2016-06-14 | Hewlett Packard Enterprise Development Lp | Fabric chip having trunked links |
CN103597789A (en) * | 2011-08-08 | 2014-02-19 | 惠普发展公司,有限责任合伙企业 | Fabric chip having a port resolution module |
US9013997B2 (en) * | 2012-06-01 | 2015-04-21 | Broadcom Corporation | System for performing distributed data cut-through |
US9582440B2 (en) | 2013-02-10 | 2017-02-28 | Mellanox Technologies Ltd. | Credit based low-latency arbitration with data transfer |
US8989011B2 (en) | 2013-03-14 | 2015-03-24 | Mellanox Technologies Ltd. | Communication over multiple virtual lanes using a shared buffer |
CA2819539C (en) * | 2013-06-21 | 2021-01-12 | Ibm Canada Limited - Ibm Canada Limitee | Dynamic management of integration protocols |
US9641465B1 (en) | 2013-08-22 | 2017-05-02 | Mellanox Technologies, Ltd | Packet switch with reduced latency |
US9548960B2 (en) | 2013-10-06 | 2017-01-17 | Mellanox Technologies Ltd. | Simplified packet routing |
US10601713B1 (en) * | 2013-10-15 | 2020-03-24 | Marvell Israel (M.I.S.L) Ltd. | Methods and network device for performing cut-through |
CN104679667B (en) * | 2013-11-28 | 2017-11-28 | 中国航空工业集团公司第六三一研究所 | Efficient sampling port amortization management method |
US9372500B2 (en) | 2014-02-27 | 2016-06-21 | Applied Micro Circuits Corporation | Generating a timeout signal based on a clock counter associated with a data request |
US9325641B2 (en) | 2014-03-13 | 2016-04-26 | Mellanox Technologies Ltd. | Buffering schemes for communication over long haul links |
US9584429B2 (en) | 2014-07-21 | 2017-02-28 | Mellanox Technologies Ltd. | Credit based flow control for long-haul links |
CN107005467B (en) * | 2014-12-24 | 2021-03-26 | 英特尔公司 | Apparatus and method for routing data in a switch |
US9621484B2 (en) | 2014-12-29 | 2017-04-11 | Oracle International Corporation | System and method for supporting efficient buffer reallocation in a networking device |
US9838338B2 (en) | 2014-12-29 | 2017-12-05 | Oracle International Corporation | System and method for supporting efficient virtual output queue (VOQ) resource utilization in a networking device |
WO2016109104A1 (en) * | 2014-12-29 | 2016-07-07 | Oracle International Corporation | System and method for supporting efficient virtual output queue (voq) resource utilization in a networking device |
US9832143B2 (en) | 2014-12-29 | 2017-11-28 | Oracle International Corporation | System and method for supporting efficient virtual output queue (VOQ) packet flushing scheme in a networking device |
US9838330B2 (en) | 2014-12-29 | 2017-12-05 | Oracle International Corporation | System and method for supporting credit management for output ports in a networking device |
US10229230B2 (en) | 2015-01-06 | 2019-03-12 | International Business Machines Corporation | Simulating a large network load |
US9946819B2 (en) | 2015-01-06 | 2018-04-17 | International Business Machines Corporation | Simulating a large network load |
US9342388B1 (en) * | 2015-12-02 | 2016-05-17 | International Business Machines Corporation | Dynamic queue alias |
CN110703985B (en) | 2016-10-25 | 2021-05-18 | 华为技术有限公司 | Data synchronization method and out-of-band management equipment |
US11134021B2 (en) * | 2016-12-29 | 2021-09-28 | Intel Corporation | Techniques for processor queue management |
US10686872B2 (en) * | 2017-12-19 | 2020-06-16 | Xilinx, Inc. | Network interface device |
US10686731B2 (en) | 2017-12-19 | 2020-06-16 | Xilinx, Inc. | Network interface device |
US11165720B2 (en) | 2017-12-19 | 2021-11-02 | Xilinx, Inc. | Network interface device |
US11088966B2 (en) * | 2018-11-06 | 2021-08-10 | Mellanox Technologies, Ltd. | Managing congestion in a network adapter based on host bus performance |
US10951549B2 (en) | 2019-03-07 | 2021-03-16 | Mellanox Technologies Tlv Ltd. | Reusing switch ports for external buffer network |
EP3949290A4 (en) | 2019-05-23 | 2023-05-31 | Hewlett Packard Enterprise Development LP | Systems and methods for adaptive routing in the presence of persistent flows |
US11558316B2 (en) | 2021-02-15 | 2023-01-17 | Mellanox Technologies, Ltd. | Zero-copy buffering of traffic of long-haul links |
US20240070060A1 (en) * | 2022-08-30 | 2024-02-29 | Micron Technology, Inc. | Synchronized request handling at a memory device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5455820A (en) * | 1993-05-20 | 1995-10-03 | Nec Corporation | Output-buffer switch for asynchronous transfer mode |
Family Cites Families (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4710868A (en) * | 1984-06-29 | 1987-12-01 | International Business Machines Corporation | Interconnect scheme for shared memory local networks |
FR2625392B1 (en) * | 1987-12-24 | 1993-11-26 | Quinquis Jean Paul | CIRCUIT FOR MANAGING BUFFER WRITE POINTERS IN PARTICULAR FOR SELF-ROUTING PACKET TIME SWITCH |
US5533201A (en) | 1994-03-07 | 1996-07-02 | Unisys Corporation | Method and apparatus for simultaneous interconnection of multiple requestors to multiple memories |
JP3269273B2 (en) * | 1994-09-02 | 2002-03-25 | 三菱電機株式会社 | Cell switching device and cell switching system |
US6067286A (en) | 1995-04-11 | 2000-05-23 | General Datacomm, Inc. | Data network switch with fault tolerance |
GB9509484D0 (en) * | 1995-05-10 | 1995-07-05 | Gen Datacomm Adv Res | Atm network switch |
US5867663A (en) * | 1995-07-19 | 1999-02-02 | Fujitsu Network Communications, Inc. | Method and system for controlling network service parameters in a cell based communications network |
US5844887A (en) * | 1995-11-30 | 1998-12-01 | Scorpio Communications Ltd. | ATM switching fabric |
US5751969A (en) * | 1995-12-04 | 1998-05-12 | Motorola, Inc. | Apparatus and methods for predicting and managing congestion in a network |
JP3622312B2 (en) * | 1996-01-29 | 2005-02-23 | 株式会社日立製作所 | Packet switch and cell transfer control method |
SE9600388L (en) * | 1996-02-02 | 1997-08-03 | Ericsson Telefon Ab L M | Gear |
US5781549A (en) * | 1996-02-23 | 1998-07-14 | Allied Telesyn International Corp. | Method and apparatus for switching data packets in a data network |
US6442172B1 (en) * | 1996-07-11 | 2002-08-27 | Alcatel Internetworking, Inc. | Input buffering and queue status-based output control for a digital traffic switch |
JPH1032585A (en) * | 1996-07-18 | 1998-02-03 | Nec Corp | Atm switch control system |
JP3156623B2 (en) | 1997-01-31 | 2001-04-16 | 日本電気株式会社 | Fiber channel fabric |
US6160813A (en) * | 1997-03-21 | 2000-12-12 | Brocade Communications Systems, Inc. | Fibre channel switching system and method |
KR100247022B1 (en) * | 1997-06-11 | 2000-04-01 | 윤종용 | A single switch element of atm switching system and buffer thresholds value decision method |
US6094435A (en) * | 1997-06-30 | 2000-07-25 | Sun Microsystems, Inc. | System and method for a quality of service in a multi-layer network element |
US6370145B1 (en) | 1997-08-22 | 2002-04-09 | Avici Systems | Internet switch router |
US5974467A (en) * | 1997-08-29 | 1999-10-26 | Extreme Networks | Protocol for communicating data between packet forwarding devices via an intermediate network interconnect device |
US6091707A (en) | 1997-12-18 | 2000-07-18 | Advanced Micro Devices, Inc. | Methods and apparatus for preventing under-flow conditions in a multiple-port switching device |
US6078959A (en) | 1998-01-29 | 2000-06-20 | Opuswave Networks, Inc. | Subscriber-originated call deferred queuing |
JP3001502B2 (en) | 1998-05-20 | 2000-01-24 | 九州日本電気通信システム株式会社 | ATM switch module, ATM switch capacity expansion method, and ATM routing information setting method |
US6421348B1 (en) * | 1998-07-01 | 2002-07-16 | National Semiconductor Corporation | High-speed network switch bus |
IL125271A0 (en) * | 1998-07-08 | 1999-03-12 | Galileo Technology Ltd | Head of line blocking |
JP3556495B2 (en) * | 1998-12-15 | 2004-08-18 | 株式会社東芝 | Packet switch and packet switching method |
US6473827B2 (en) | 1998-12-22 | 2002-10-29 | Ncr Corporation | Distributed multi-fabric interconnect |
US7120117B1 (en) * | 2000-08-29 | 2006-10-10 | Broadcom Corporation | Starvation free flow control in a shared memory switching device |
US6993027B1 (en) * | 1999-03-17 | 2006-01-31 | Broadcom Corporation | Method for sending a switch indicator to avoid out-of-ordering of frames in a network switch |
US6625121B1 (en) * | 1999-04-28 | 2003-09-23 | Cisco Technology, Inc. | Dynamically delisting and relisting multicast destinations in a network switching node |
US6904043B1 (en) * | 1999-05-21 | 2005-06-07 | Advanced Micro Devices, Inc. | Apparatus and methods for storing and processing header information in a network switch |
US6335992B1 (en) | 2000-02-15 | 2002-01-01 | Tellium, Inc. | Scalable optical cross-connect system and method transmitter/receiver protection |
WO2001067672A2 (en) | 2000-03-07 | 2001-09-13 | Sun Microsystems, Inc. | Virtual channel flow control |
TW477133B (en) * | 2000-04-01 | 2002-02-21 | Via Tech Inc | Method for solving network congestion and Ethernet switch controller using the same |
US7046632B2 (en) * | 2000-04-01 | 2006-05-16 | Via Technologies, Inc. | Method and switch controller for relieving flow congestion in network |
US6992980B2 (en) * | 2000-06-20 | 2006-01-31 | International Business Machines Corporation | System and method for enabling a full flow control down to the sub-ports of a switch fabric |
US6987732B2 (en) * | 2000-12-15 | 2006-01-17 | Tellabs San Jose, Inc. | Apparatus and methods for scheduling packets in a broadband data stream |
US20020156918A1 (en) | 2001-04-23 | 2002-10-24 | Brocade Communications Systems, Inc. | Dynamic path selection with in-order delivery within sequence in a communication network |
US6959002B2 (en) * | 2001-05-01 | 2005-10-25 | Integrated Device Technology, Inc. | Traffic manager for network switch port |
US20020176363A1 (en) * | 2001-05-08 | 2002-11-28 | Sanja Durinovic-Johri | Method for load balancing in routers of a network using overflow paths |
US7260104B2 (en) * | 2001-12-19 | 2007-08-21 | Computer Network Technology Corporation | Deferred queuing in a buffered switch |
US7042842B2 (en) * | 2001-06-13 | 2006-05-09 | Computer Network Technology Corporation | Fiber channel switch |
US6937607B2 (en) * | 2001-06-21 | 2005-08-30 | Alcatel | Random early discard for cell-switched data switch |
US20030026267A1 (en) * | 2001-07-31 | 2003-02-06 | Oberman Stuart F. | Virtual channels in a network switch |
US6606322B2 (en) | 2001-08-17 | 2003-08-12 | Mcdata Corporation | Route lookup caching for a fiber channel switch |
US6804245B2 (en) | 2001-08-17 | 2004-10-12 | Mcdata Corporation | Compact, shared route lookup table for a fiber channel switch |
US7139240B2 (en) * | 2002-04-29 | 2006-11-21 | Brocade Communications Systems, Inc. | Frame-pull flow control in a fibre channel network |
US7423967B2 (en) * | 2002-05-09 | 2008-09-09 | Broadcom Corporation | Fairness scheme method and apparatus for pause capable and pause incapable ports |
US20040017771A1 (en) | 2002-07-29 | 2004-01-29 | Brocade Communications Systems, Inc. | Cascade credit sharing for fibre channel links |
US7383353B2 (en) | 2002-07-31 | 2008-06-03 | Brocade Communications Systems, Inc. | Load balancing in a network comprising communication paths having different bandwidths |
US20040081096A1 (en) | 2002-10-28 | 2004-04-29 | Brocade Communications Systems, Inc. | Method and device for extending usable lengths of fibre channel links |
US20060098660A1 (en) * | 2004-11-10 | 2006-05-11 | Rajesh Pal | Mechanism for automatic protection switching and apparatus utilizing same |
-
2001
- 2001-12-19 US US10/020,968 patent/US7260104B2/en not_active Expired - Fee Related
-
2002
- 2002-12-19 AU AU2002366842A patent/AU2002366842A1/en not_active Abandoned
- 2002-12-19 CA CA002470758A patent/CA2470758A1/en not_active Abandoned
- 2002-12-19 WO PCT/US2002/040519 patent/WO2003055157A1/en not_active Application Discontinuation
- 2002-12-19 EP EP02805619A patent/EP1466449A1/en not_active Withdrawn
-
2004
- 2004-06-21 US US10/873,329 patent/US20050088969A1/en not_active Abandoned
- 2004-06-21 US US10/873,430 patent/US7773622B2/en not_active Expired - Fee Related
-
2010
- 2010-06-30 US US12/826,959 patent/US8379658B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5455820A (en) * | 1993-05-20 | 1995-10-03 | Nec Corporation | Output-buffer switch for asynchronous transfer mode |
Non-Patent Citations (2)
Title |
---|
FRAZIER G L ET AL: "The design and implementation of a multiqueue buffer for VLSI communication switches", PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS. CAMBRIDGE, OCT. 2 - 4, 1989, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS. (ICCD), WASHINGTON, IEEE, 2 October 1989 (1989-10-02), pages 466 - 471, XP010017165, ISBN: 0-8186-1971-6 * |
SHIOMOTO K ET AL: "Performance evaluation of cell bypass queueing discipline for buffered Banyan type ATM switches", MULTIPLE FACETS OF INTEGRATION. SAN FRANCISCO, JUNE 3 - 7, 1990, PROCEEDINGS OF THE ANNUAL JOINT CONFERENCE OF THE COMPUTER AND COMMUNICATIONS SOCIETIES (INFOCOM), WASHINGTON, IEEE COMP. SOC. PRESS, US, vol. 2 CONF. 9, 3 June 1990 (1990-06-03), pages 677 - 685, XP010019446, ISBN: 0-8186-2049-8 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007138250A2 (en) * | 2006-05-25 | 2007-12-06 | Solarflare Communications Incorporated | Computer system with lock- protected queues for sending and receiving data |
WO2007138250A3 (en) * | 2006-05-25 | 2008-01-17 | Solarflare Comm Inc | Computer system with lock- protected queues for sending and receiving data |
Also Published As
Publication number | Publication date |
---|---|
EP1466449A1 (en) | 2004-10-13 |
US20030112818A1 (en) | 2003-06-19 |
US20100265821A1 (en) | 2010-10-21 |
US7260104B2 (en) | 2007-08-21 |
AU2002366842A1 (en) | 2003-07-09 |
US20050088969A1 (en) | 2005-04-28 |
CA2470758A1 (en) | 2003-07-03 |
US7773622B2 (en) | 2010-08-10 |
US8379658B2 (en) | 2013-02-19 |
US20050088970A1 (en) | 2005-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7260104B2 (en) | Deferred queuing in a buffered switch | |
US6401147B1 (en) | Split-queue architecture with a first queue area and a second queue area and queue overflow area having a trickle mode and an overflow mode based on prescribed threshold values | |
US6067300A (en) | Method and apparatus for optimizing the transfer of data packets between local area networks | |
US5884040A (en) | Per-packet jamming in a multi-port bridge for a local area network | |
US6466580B1 (en) | Method and apparatus for processing high and low priority frame data transmitted in a data communication system | |
US6504846B1 (en) | Method and apparatus for reclaiming buffers using a single buffer bit | |
EP0960503B1 (en) | Method and apparatus for selectively discarding packet for blocked output queues in the network switch | |
US6487212B1 (en) | Queuing structure and method for prioritization of frames in a network switch | |
US7111092B1 (en) | Buffer management technique for a hypertransport data path protocol | |
US6970921B1 (en) | Network interface supporting virtual paths for quality of service | |
US6618390B1 (en) | Method and apparatus for maintaining randomly accessible free buffer information for a network switch | |
US7421564B1 (en) | Incrementing successive write operations to a plurality of memory devices | |
US7117308B1 (en) | Hypertransport data path protocol | |
US20110069615A1 (en) | Systems and methods for limiting low priority traffic from blocking high priority traffic | |
US7146451B2 (en) | PCI bridge and data transfer methods | |
US6307860B1 (en) | Systems and methods for data transformation and transfer in networks | |
EP1489796B1 (en) | Fabric access node integrated circuit configured to bound cell reorder buffer depth | |
US20080013535A1 (en) | Data Switch and Switch Fabric | |
US7860120B1 (en) | Network interface supporting of virtual paths for quality of service with dynamic buffer allocation | |
US6850999B1 (en) | Coherency coverage of data across multiple packets varying in sizes | |
US6442168B1 (en) | High speed bus structure in a multi-port bridge for a local area network | |
JP4209186B2 (en) | A processor configured to reduce memory requirements for fast routing and switching of packets | |
US7293132B2 (en) | Apparatus and method for efficient data storage using a FIFO memory | |
JP2933904B2 (en) | Common buffer type asynchronous transfer mode switch | |
JP4406011B2 (en) | Electronic circuit with processing units connected via a communication network |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2470758 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002805619 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2002805619 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |