WO2003065456A2 - Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures - Google Patents
Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures Download PDFInfo
- Publication number
- WO2003065456A2 WO2003065456A2 PCT/US2003/001498 US0301498W WO03065456A2 WO 2003065456 A2 WO2003065456 A2 WO 2003065456A2 US 0301498 W US0301498 W US 0301498W WO 03065456 A2 WO03065456 A2 WO 03065456A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- exposing
- silver
- elemental
- forming
- patterned mass
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/041—Modification of the switching material, e.g. post-treatment, doping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Patterning of the switching material
- H10N70/063—Patterning of the switching material by etching of pre-deposited switching material layers, e.g. lithography
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Patterning of the switching material
- H10N70/066—Patterning of the switching material by filling of openings, e.g. damascene method
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
- H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8825—Selenides, e.g. GeSe
Definitions
- This invention relates to methods of forming non-volatile resistance variable devices, and to methods of forming silver selenide comprising structures.
- One type of integrated circuitry comprises memory circuitry where information is stored in the form of binary data.
- the circuitry can be fabricated such that the data is volatile or non-volatile. Volatile storing memory devices result in loss of data when power is interrupted. Non-volatile memory circuitry retains the stored data even when power is interrupted.
- a voltage potential is applied to a certain one of the electrodes, with the other of the electrode being held at zero voltage or ground.
- the electrode having the voltage applied thereto functions as an anode, while the electrode held at zero or ground functions as a cathode.
- the nature of the resistance variable material is such that it undergoes a change at a certain applied voltage. With such voltage applied, a low resistance state is induced into the material such that electrical conduction can occur between the top and bottom electrodes.
- Such a device can, for example, function as a programmable memory cell of memory circuitry.
- the preferred resistance variable material received between the electrodes typically and preferably comprises a chalcogenide material having metal ions diffused therein.
- a chalcogenide material having metal ions diffused therein typically and preferably comprises a chalcogenide material having metal ions diffused therein.
- One specific example includes one or more layers of germanium selenide having silver ions diffused therein and one or more layers of silver selenide having excess silver ions diffused therein. It is, however, difficult to form silver rich silver selenide.
- a method of forming a non-volatile resistance variable device includes forming a patterned mass comprising elemental silver over a substrate.
- a layer comprising elemental selenium is formed over the substrate and including the patterned mass comprising elemental silver.
- the substrate is exposed to conditions effective to react only some of the elemental selenium with the elemental silver to form the patterned mass to comprise silver selenide. Unreacted elemental selenium is removed from the substrate.
- a first conductive electrode is provided in electrical connection with one portion of the patterned mass comprising silver selenide.
- a germanium selenide comprising material is provided in electrical connection with another portion of the patterned mass comprising silver selenide.
- a second conductive electrode is provided in electrical connection with the germanium selenide comprising material.
- a method of forming a silver selenide comprising structure includes forming a substrate comprising a first outer portion and a second outer portion.
- the first outer portion comprises a patterned mass comprising elemental silver.
- the second outer portion does not comprise elemental silver.
- a layer comprising elemental selenium is formed over the first and second outer portions.
- the substrate is exposed to oxidizing conditions effective to both, a) react elemental selenium received over the first portion with elemental silver to form the patterned mass to comprise silver selenide, and b) remove elemental selenium of the layer over the second outer portion
- Fig. 1 is a diagrammatic perspective view of a semiconductor wafer fragment/section in process in accordance with an aspect of the invention.
- Fig. 2 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 1.
- Fig. 3 is a view of the Fig. 2 wafer fragment at a processing step subsequent to that shown by Fig. 2.
- Fig. 4 is a view of the Fig. 3 wafer fragment at a processing step subsequent to that shown by Fig. 3.
- Fig. 5 is an alternate view of the Fig. 3 wafer fragment at an alternate processing step, subsequent, to that shown by Fig. 3.
- Fig. 6 is a view of the Fig. 4 wafer fragment at a processing step subsequent to that shown by Fig. 4.
- Fig. 7 is a view of the Fig. 6 wafer fragment at a processing step subsequent to that shown by Fig. 6.
- Fig. 8 is an alternate view of the Fig. 3 wafer fragment at an alternate processing step subsequent to that shown by Fig. 3.
- Fig. 9 is a diagrammatic perspective view of an alternate embodiment semiconductor wafer fragment/section in process in accordance with an aspect of the invention.
- Fig. 10 is a view of the Fig. 9 wafer fragment at a processing step subsequent to that shown by Fig. 9.
- Fig. 11 is a view of the Fig. 10 wafer fragment at a processing step subsequent to that shown by Fig. 10.
- Fig. 12 is a diagrammatic perspective view of another alternate embodiment semiconductor wafer fragment/section in process in accordance with an aspect of the invention.
- Fig. 13 is a view of the Fig. 12 wafer fragment at a processing step subsequent to that shown by Fig. 12.
- Fig. 14 is a view of the Fig. 13 wafer fragment at a processing step subsequent to that shown by Fig. 13.
- Fig. 15 is a view of the Fig. 14 wafer fragment at a processing step subsequent to that shown by Fig. 14.
- Fig. 1 depicts a substrate fragment 10 comprising a base substrate 12 and a first conductive electrode material 14 formed thereover.
- Base substrate 12 might comprise any suitable supporting substrate, for example a semiconductor substrate which includes bulk monocrystalline silicon.
- semiconductor substrate or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Also in the context of this document, the term “layer” encompasses both the singular and the plural unless otherwise indicated. Exemplary preferred material for layer 14 is elemental tungsten.
- An insulative material 16 is formed over first conductive electrode material 14. Such has been patterned by any suitable patterning method (i.e., lithography, such as photolithography) to form an opening 18 therethrough to first conductive electrode material 14. Opening 18 comprises some desired shape of at least a portion of a final resistance setable structure of the device being fabricated, as will be apparent from the continuing discussion.
- lithography such as photolithography
- opening 18 has been filled with an elemental silver comprising material 20 in electrical connection with first conductive electrode material 14.
- An exemplary preferred material for material 20 includes at least 50 molar percent elemental silver, even more preferably at least 95 molar percent elemental silver, and even more preferably greater than 99 molar percent elemental silver.
- insulative material 16 has a substantially planar outermost surface proximate opening 18, and patterned mass/elemental silver comprising material 20 within opening 18 has an outermost surface which is co-planar with the insulative material outer surface.
- patterned mass 20 can be considered as having some maximum first thickness, with an example thickness range being from about 50 Angstroms to about 2000 Angstroms.
- One example method of producing the construction illustrated by Fig. 2 would be to deposit a layer of silver comprising material blanketly over the substrate, and then planarizing such layer back at least to the top of outer insulative layer 16.
- deposition might occur by chemical or physical means.
- the polishing or planarizing could occur by resist etch back, chemical polishing, mechanical polishing or any combination thereof, or by any other existing or yet-to-be-developed method.
- the illustrated Fig. 2 construction might be fabricated by an electroless or other deposition of silver comprising material 20 within the illustrated opening such that material 20 effectively only deposits therein and grows upwardly, with the growth preferably being stopped where material 20 approximately reaches the upper surface of insulative material 16.
- Fig. 2 depicts but one example of forming a patterned mass comprising elemental silver over a substrate.
- a layer 22 comprising elemental selenium is formed over substrate 10 and including patterned mass 20 comprising elemental silver.
- layer 22 comprises elemental selenium of at least 90 molar percent, more preferably at least 95 molar percent elemental selenium, and even more preferably greater than 99 molar percent elemental selenium.
- substrate 10 has been exposed to conditions effective to react elemental selenium 22. received over the elemental silver of mass 20 to form at least a portion of the filled opening/patterned mass to comprise silver selenide 25.
- exposing to the conditions are effective to react only some of elemental selenium ' comprising layer 22, with those portions formed over insulative material 16 being essentially unreacted.
- the exposing is illustrated as forming the patterned mass to entirely comprise silver selenide material 25.
- the exposing preferably forms that portion of the patterned mass which is transformed to comprise at least 50 molar percent silver selenide, and more preferably at least 80 molar percent silver selenide. Further preferably, that portion which is formed is ideally substantially homogenous.
- Fig. 5 depicts an alternate embodiment 10a. Like numerals from the first embodiment are utilized where appropriate, with differences being indicated by the suffix "a". Fig. 5 depicts forming an outermost portion 25a of the patterned mass to comprise silver selenide, while an innermost portion 20a of the patterned mass remains as the deposited silver comprising material initially formed. By way of example only, the remaining thickness of innermost portion 20a is preferably from 0 to 10 percent of the total thickness of the illustrated patterned mass.
- Each of Figs. 4 and 5 depicts but one embodiment wherein the exposing forms more than one-half of the filled opening to comprise silver selenide. Alternately, by way of example only, one-half or less than one-half might be filled. Further in the preferred embodiment as shown, the exposing forms the patterned mass to have a maximum second thickness which is greater than the maximum first thickness.
- One example preferred process for the subject exposing includes annealing the substrate at a temperature of from about 40°C to about 100°C at a pressure of from about 30 mTorr to 760 Torr for from about one to three hours. Higher temperatures typically result in a higher annealing rate. Conditions and time can be controlled to achieve a desired amount of the mass to be transformed to silver selenide comprising material. Further, by way of example only, annealing in a suitable oxidizing atmosphere is also a possibility, as is more fully described below. Referring to Fig. 6, unreacted elemental selenium 22 has been removed from the substrate. The preferred removing, as shown, removes all remaining unreacted elemental selenium from the substrate.
- One example of removing comprises chemical etching, and preferably in a manner which is selective to remove elemental selenium comprising material 16 selectively relative to silver selenide comprising material 25.
- An example wet etch for doing so would include utilizing hydrogen peroxide, for example at from room temperature to 50°C and ambient pressure.
- An example dry process would include plasma etching using CF4.
- an alternate process for removing unreacted elemental selenium comprises increasing the temperature of the substrate to closer to the melting temperature of selenium, say from 200°C to 250°C, and at atmospheric pressure for from 10 minutes to one hour, effective to cause evaporation - of- the unreacted selenium from the substrate.
- a germanium selenide material layer 26 (i.e., preferably 40 molar percent germanium and 60 molar percent selenium) is formed over and in electrical connection with silver selenide comprising material 25.
- a second conductive electrode material 28 is formed thereover, and thereby in electrical connection with silver selenide 25 through material 26.
- Second conductive electrode material 28 might be the same as first conductive electrode material 14, or be different.
- An exemplary preferred, material for electrode 28 in the depicted and described embodiment is elemental silver.
- such provides exemplary processing of providing a first conductive electrode in electrical connection with one portion of patterned mass 25 comprising silver selenide, providing a germanium selenide comprising material in electrical connection with another portion of the patterned mass comprising silver selenide, and providing a second conductive electrode in electrical connection with the germanium selenide comprising material.
- Fig. 8 depicts an alternate embodiment 10c which depicts an alternate processing of the Fig. 3 wafer which produces a slightly modified construction to that depicted by Fig. 4.
- the exposing and the removing have occurred in a common processing step comprising at least 100°C and an atmosphere which removes unreacted elemental selenium by oxidation thereof.
- the oxidizing atmosphere utilizes a weak oxidizer or a dilute oxidizer, for example at less than or equal to five percent by volume oxidizer, with less than or equal to one percent being more preferred.
- An example preferred oxidizing atmosphere comprises at least one of N 2 O, NO ⁇ , O3, F 2 and Cl 2 .
- preferred conditions include an elevated temperature of from 40°C to 250°C, a pressure at from 30 mTorr to 760 Torr and from 30 minutes to two hours.
- the oxidizing conditions and atmosphere are preferably selected to be sufficiently dilute or weak, as identified above, to prevent the complete oxidation of selenium comprising material 22 over patterned mass 20 prior to driving (either physically or by reacting) elemental selenium into patterned mass 20 such that an effective silver selenide mass 25c is formed.
- oxidizing will typically result in some removal of elemental selenium by oxidation at the outermost portion of elemental selenium comprising layer 22 over the patterned mass during the oxidizing.
- the exposing drives at least a majority of that portion of the elemental selenium received over the patterned mass into the patterned mass.
- the invention further contemplates a method of forming any silver selenide comprising structure regardless of whether such is utilized in the fabrication of a non-volatile resistance variable device.
- Such method contemplates forming a substrate comprising a first outer portion and a second outer portion, with the first outer portion constituting a patterned mass comprising elemental silver and the second portion not comprising elemental silver.
- an outermost portion of patterned mass 20 comprising elemental silver comprises an exemplary first outer portion, with the outermost portion of insulative 16 constituting an exemplary second outer portion.
- a layer comprising elemental selenium is formed over the first and second outer portions.
- the substrate is exposed to oxidizing conditions, by way of example only such as those described above, effective to both a) react elemental selenium received over the first portion with elemental silver to form the patterned mass to comprise silver selenide, and b) remove elemental selenium of a layer over the second outer portion from the substrate.
- the exposing removes all unreacted elemental selenium from the substrate.
- such exposing will, tend to remove some of the elemental .selenium of the layer over the first portion from the substrate, but still preferably drive at least a majority of that portion of the elemental selenium received over the first portion into the patterned mass, and more preferably at least 80 molar percent.
- such exposing preferably forms the patterned mass to have a maximum second thickness which is greater than its maximum first thickness immediately prior to the exposing.
- Figs. 9 - 11 illustrate an alternate embodiment 10d. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated by the suffix "d" or with different numerals.
- Fig. 9 depicts an alternate elemental silver comprising material 20d received within opening 18. Such comprises a lower exemplary germanium selenide portion 21 (i.e., preferably 40 percent germanium and 60 percent selenium), and an overlying preferred 99 percent-plus pure elemental silver region 23. By way of example only, such could be formed by suitable deposition and planarization relative to insulative layer 16. A selenium comprising layer 22d is formed thereover.
- substrate 10d has been subjected to the preferred exposing and removing processing (either together or in different steps) effective to form a silver selenide mass 25d and to remove at least some, and preferably all, unreacted elemental selenium from the substrate.
- Fig. 11 another germanium selenide layer 26d and a second electrode 28d are formed thereover.
- inventions describe and depict exemplary methods of forming a patterned mass comprising elemental silver. Such embodiments depict forming a patterned opening within insulative material over a substrate, and at least partially filling the opening with an elemental silver comprising material. However, the invention contemplates any method of forming a patterned mass comprising elemental silver. By way of example only, one such alternate process is described with reference to Figs. 12 - 15.
- Fig. 12 depicts another alternate embodiment 10e, with like numerals from the first embodiment being utilized and differences being indicated with the suffix "e" or with different numerals.
- Fig. 12 depicts the depositing of a silver comprising material 20e.
- Material 20e has been patterned, for example by photopatteming and then subtractively etching after the patterning.
- Other patterning such as laser patterning or any other method of patterning, is contemplated, whether existing or yet-to-be-developed.
- an elemental selenium comprising layer 22e is formed over patterned mass 20e.
- the substrate has been exposed to conditions effective to react only some of elemental selenium 22e with the elemental silver to form a patterned mass 25e to comprise silver selenide.
- a preferred germanium selenide layer 26e and a preferred second electrode 28e are formed thereover.
- the above constructions can be effectively preferably fabricated to form programmable metallization cells over memory and other integrated circuitry.
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE60320373T DE60320373T2 (en) | 2002-01-31 | 2003-01-21 | METHOD OF MANUFACTURING NON-VOLATILE RESISTANT COMPONENTS AND METHOD OF MANUFACTURING SILVER-SELENO-FIXED STRUCTURES |
JP2003564939A JP2005516418A (en) | 2002-01-31 | 2003-01-21 | Method for forming nonvolatile variable resistance device and method for forming silver selenide-containing structure |
EP03708848A EP1470589B1 (en) | 2002-01-31 | 2003-01-21 | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures |
KR1020047011805A KR100660245B1 (en) | 2002-01-31 | 2003-01-21 | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures |
AU2003212814A AU2003212814A1 (en) | 2002-01-31 | 2003-01-21 | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/061,825 US20030143782A1 (en) | 2002-01-31 | 2002-01-31 | Methods of forming germanium selenide comprising devices and methods of forming silver selenide comprising structures |
US10/061,825 | 2002-01-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003065456A2 true WO2003065456A2 (en) | 2003-08-07 |
WO2003065456A3 WO2003065456A3 (en) | 2003-12-04 |
Family
ID=27610193
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/001498 WO2003065456A2 (en) | 2002-01-31 | 2003-01-21 | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures |
Country Status (10)
Country | Link |
---|---|
US (2) | US20030143782A1 (en) |
EP (1) | EP1470589B1 (en) |
JP (1) | JP2005516418A (en) |
KR (1) | KR100660245B1 (en) |
CN (1) | CN100375284C (en) |
AT (1) | ATE392714T1 (en) |
AU (1) | AU2003212814A1 (en) |
DE (1) | DE60320373T2 (en) |
TW (1) | TWI251263B (en) |
WO (1) | WO2003065456A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004047630A1 (en) * | 2004-09-30 | 2006-04-13 | Infineon Technologies Ag | Method for producing a CBRAM semiconductor memory |
JP2011049581A (en) * | 2010-10-18 | 2011-03-10 | Sony Corp | Storage element and operating method of storage element |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6638820B2 (en) | 2001-02-08 | 2003-10-28 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices |
US7102150B2 (en) * | 2001-05-11 | 2006-09-05 | Harshfield Steven T | PCRAM memory cell and method of making same |
US6951805B2 (en) * | 2001-08-01 | 2005-10-04 | Micron Technology, Inc. | Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry |
US6881623B2 (en) * | 2001-08-29 | 2005-04-19 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device |
US6955940B2 (en) | 2001-08-29 | 2005-10-18 | Micron Technology, Inc. | Method of forming chalcogenide comprising devices |
US6646902B2 (en) | 2001-08-30 | 2003-11-11 | Micron Technology, Inc. | Method of retaining memory state in a programmable conductor RAM |
US7109056B2 (en) * | 2001-09-20 | 2006-09-19 | Micron Technology, Inc. | Electro-and electroless plating of metal in the manufacture of PCRAM devices |
US6791859B2 (en) | 2001-11-20 | 2004-09-14 | Micron Technology, Inc. | Complementary bit PCRAM sense amplifier and method of operation |
US6909656B2 (en) * | 2002-01-04 | 2005-06-21 | Micron Technology, Inc. | PCRAM rewrite prevention |
US6867064B2 (en) * | 2002-02-15 | 2005-03-15 | Micron Technology, Inc. | Method to alter chalcogenide glass for improved switching characteristics |
US6791885B2 (en) | 2002-02-19 | 2004-09-14 | Micron Technology, Inc. | Programmable conductor random access memory and method for sensing same |
US7151273B2 (en) | 2002-02-20 | 2006-12-19 | Micron Technology, Inc. | Silver-selenide/chalcogenide glass stack for resistance variable memory |
US6864500B2 (en) * | 2002-04-10 | 2005-03-08 | Micron Technology, Inc. | Programmable conductor memory cell structure |
US6858482B2 (en) * | 2002-04-10 | 2005-02-22 | Micron Technology, Inc. | Method of manufacture of programmable switching circuits and memory cells employing a glass layer |
US6731528B2 (en) * | 2002-05-03 | 2004-05-04 | Micron Technology, Inc. | Dual write cycle programmable conductor memory system and method of operation |
US6825135B2 (en) | 2002-06-06 | 2004-11-30 | Micron Technology, Inc. | Elimination of dendrite formation during metal/chalcogenide glass deposition |
US6890790B2 (en) * | 2002-06-06 | 2005-05-10 | Micron Technology, Inc. | Co-sputter deposition of metal-doped chalcogenides |
TWI233204B (en) * | 2002-07-26 | 2005-05-21 | Infineon Technologies Ag | Nonvolatile memory element and associated production methods and memory element arrangements |
US7010644B2 (en) | 2002-08-29 | 2006-03-07 | Micron Technology, Inc. | Software refreshed memory device and method |
US7364644B2 (en) | 2002-08-29 | 2008-04-29 | Micron Technology, Inc. | Silver selenide film stoichiometry and morphology control in sputter deposition |
US6864521B2 (en) | 2002-08-29 | 2005-03-08 | Micron Technology, Inc. | Method to control silver concentration in a resistance variable memory element |
US7022579B2 (en) * | 2003-03-14 | 2006-04-04 | Micron Technology, Inc. | Method for filling via with metal |
US6903361B2 (en) * | 2003-09-17 | 2005-06-07 | Micron Technology, Inc. | Non-volatile memory structure |
US7583551B2 (en) | 2004-03-10 | 2009-09-01 | Micron Technology, Inc. | Power management control and controlling memory refresh operations |
US7326950B2 (en) | 2004-07-19 | 2008-02-05 | Micron Technology, Inc. | Memory device with switching glass layer |
US7354793B2 (en) | 2004-08-12 | 2008-04-08 | Micron Technology, Inc. | Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element |
US7365411B2 (en) | 2004-08-12 | 2008-04-29 | Micron Technology, Inc. | Resistance variable memory with temperature tolerant materials |
US7374174B2 (en) | 2004-12-22 | 2008-05-20 | Micron Technology, Inc. | Small electrode for resistance variable devices |
US20060131555A1 (en) * | 2004-12-22 | 2006-06-22 | Micron Technology, Inc. | Resistance variable devices with controllable channels |
US7317200B2 (en) | 2005-02-23 | 2008-01-08 | Micron Technology, Inc. | SnSe-based limited reprogrammable cell |
US7427770B2 (en) | 2005-04-22 | 2008-09-23 | Micron Technology, Inc. | Memory array for increased bit density |
US7709289B2 (en) | 2005-04-22 | 2010-05-04 | Micron Technology, Inc. | Memory elements having patterned electrodes and method of forming the same |
JP2007019305A (en) * | 2005-07-08 | 2007-01-25 | Elpida Memory Inc | Semiconductor storage device |
US7274034B2 (en) | 2005-08-01 | 2007-09-25 | Micron Technology, Inc. | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
US7332735B2 (en) | 2005-08-02 | 2008-02-19 | Micron Technology, Inc. | Phase change memory cell and method of formation |
US7579615B2 (en) | 2005-08-09 | 2009-08-25 | Micron Technology, Inc. | Access transistor for memory device |
US7251154B2 (en) | 2005-08-15 | 2007-07-31 | Micron Technology, Inc. | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
US7560723B2 (en) | 2006-08-29 | 2009-07-14 | Micron Technology, Inc. | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
WO2008088599A2 (en) | 2006-10-19 | 2008-07-24 | Boise State University | Forced ion migration for chalcogenide phase change memory device |
US8238146B2 (en) * | 2008-08-01 | 2012-08-07 | Boise State University | Variable integrated analog resistor |
US8467236B2 (en) | 2008-08-01 | 2013-06-18 | Boise State University | Continuously variable resistor |
US7825479B2 (en) | 2008-08-06 | 2010-11-02 | International Business Machines Corporation | Electrical antifuse having a multi-thickness dielectric layer |
US20110079709A1 (en) * | 2009-10-07 | 2011-04-07 | Campbell Kristy A | Wide band sensor |
US8284590B2 (en) | 2010-05-06 | 2012-10-09 | Boise State University | Integratable programmable capacitive device |
US9478419B2 (en) | 2013-12-18 | 2016-10-25 | Asm Ip Holding B.V. | Sulfur-containing thin films |
US9245742B2 (en) | 2013-12-18 | 2016-01-26 | Asm Ip Holding B.V. | Sulfur-containing thin films |
US9461134B1 (en) | 2015-05-20 | 2016-10-04 | Asm Ip Holding B.V. | Method for forming source/drain contact structure with chalcogen passivation |
US10490475B2 (en) | 2015-06-03 | 2019-11-26 | Asm Ip Holding B.V. | Methods for semiconductor passivation by nitridation after oxide removal |
US9711350B2 (en) | 2015-06-03 | 2017-07-18 | Asm Ip Holding B.V. | Methods for semiconductor passivation by nitridation |
US9711396B2 (en) | 2015-06-16 | 2017-07-18 | Asm Ip Holding B.V. | Method for forming metal chalcogenide thin films on a semiconductor device |
US9741815B2 (en) | 2015-06-16 | 2017-08-22 | Asm Ip Holding B.V. | Metal selenide and metal telluride thin films for semiconductor device applications |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1131740A (en) * | 1967-08-24 | 1968-10-23 | Inst Fysiki I Mat | Semi-conductor devices |
US3450967A (en) * | 1966-09-07 | 1969-06-17 | Vitautas Balio Tolutis | Selenium memory cell containing silver up to 2 atomic percent adjacent the rectifying contact |
US4350541A (en) * | 1979-08-13 | 1982-09-21 | Nippon Telegraph & Telephone Public Corp. | Doping from a photoresist layer |
WO1997048032A2 (en) * | 1996-05-30 | 1997-12-18 | Axon Technologies Corporation | Programmable metallization cell and method of making |
US6117720A (en) * | 1995-06-07 | 2000-09-12 | Micron Technology, Inc. | Method of making an integrated circuit electrode having a reduced contact area |
Family Cites Families (155)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US1131740A (en) | 1912-04-11 | 1915-03-16 | Otto C Schwarz | Building-block. |
US3271591A (en) | 1963-09-20 | 1966-09-06 | Energy Conversion Devices Inc | Symmetrical current controlling device |
US3622319A (en) | 1966-10-20 | 1971-11-23 | Western Electric Co | Nonreflecting photomasks and methods of making same |
US3868651A (en) | 1970-08-13 | 1975-02-25 | Energy Conversion Devices Inc | Method and apparatus for storing and reading data in a memory having catalytic material to initiate amorphous to crystalline change in memory structure |
US3743847A (en) | 1971-06-01 | 1973-07-03 | Motorola Inc | Amorphous silicon film as a uv filter |
US4267261A (en) | 1971-07-15 | 1981-05-12 | Energy Conversion Devices, Inc. | Method for full format imaging |
US3961314A (en) | 1974-03-05 | 1976-06-01 | Energy Conversion Devices, Inc. | Structure and method for producing an image |
US3966317A (en) | 1974-04-08 | 1976-06-29 | Energy Conversion Devices, Inc. | Dry process production of archival microform records from hard copy |
US4177474A (en) | 1977-05-18 | 1979-12-04 | Energy Conversion Devices, Inc. | High temperature amorphous semiconductor member and method of making the same |
JPS5565365A (en) | 1978-11-07 | 1980-05-16 | Nippon Telegr & Teleph Corp <Ntt> | Pattern forming method |
DE2901303C2 (en) | 1979-01-15 | 1984-04-19 | Max Planck Gesellschaft Zur Foerderung Der Wissenschaften E.V., 3400 Goettingen | Solid ionic conductor material, its use and process for its manufacture |
US4312938A (en) | 1979-07-06 | 1982-01-26 | Drexler Technology Corporation | Method for making a broadband reflective laser recording and data storage medium with absorptive underlayer |
US4269935A (en) | 1979-07-13 | 1981-05-26 | Ionomet Company, Inc. | Process of doping silver image in chalcogenide layer |
US4316946A (en) | 1979-12-03 | 1982-02-23 | Ionomet Company, Inc. | Surface sensitized chalcogenide product and process for making and using the same |
JPS6024580B2 (en) | 1980-03-10 | 1985-06-13 | 日本電信電話株式会社 | Manufacturing method for semiconductor devices |
US4499557A (en) | 1980-10-28 | 1985-02-12 | Energy Conversion Devices, Inc. | Programmable cell for use in programmable electronic arrays |
US4405710A (en) | 1981-06-22 | 1983-09-20 | Cornell Research Foundation, Inc. | Ion beam exposure of (g-Gex -Se1-x) inorganic resists |
US4410421A (en) | 1982-02-08 | 1983-10-18 | Electric Power Research Institute | Process for nitrogen removal from hydrocarbonaceous materials |
US4737379A (en) | 1982-09-24 | 1988-04-12 | Energy Conversion Devices, Inc. | Plasma deposited coatings, and low temperature plasma method of making same |
US4545111A (en) | 1983-01-18 | 1985-10-08 | Energy Conversion Devices, Inc. | Method for making, parallel preprogramming or field programming of electronic matrix arrays |
US4608296A (en) | 1983-12-06 | 1986-08-26 | Energy Conversion Devices, Inc. | Superconducting films and devices exhibiting AC to DC conversion |
US4795657A (en) | 1984-04-13 | 1989-01-03 | Energy Conversion Devices, Inc. | Method of fabricating a programmable array |
US4769338A (en) | 1984-05-14 | 1988-09-06 | Energy Conversion Devices, Inc. | Thin film field effect transistor and method of making same |
US4668968A (en) | 1984-05-14 | 1987-05-26 | Energy Conversion Devices, Inc. | Integrated circuit compatible thin film field effect transistor and method of making same |
US4843443A (en) | 1984-05-14 | 1989-06-27 | Energy Conversion Devices, Inc. | Thin film field effect transistor and method of making same |
US4673957A (en) | 1984-05-14 | 1987-06-16 | Energy Conversion Devices, Inc. | Integrated circuit compatible thin film field effect transistor and method of making same |
US4670763A (en) | 1984-05-14 | 1987-06-02 | Energy Conversion Devices, Inc. | Thin film field effect transistor |
US4678679A (en) | 1984-06-25 | 1987-07-07 | Energy Conversion Devices, Inc. | Continuous deposition of activated process gases |
US4646266A (en) | 1984-09-28 | 1987-02-24 | Energy Conversion Devices, Inc. | Programmable semiconductor structures and methods for using the same |
US4637895A (en) | 1985-04-01 | 1987-01-20 | Energy Conversion Devices, Inc. | Gas mixtures for the vapor deposition of semiconductor material |
US4664939A (en) | 1985-04-01 | 1987-05-12 | Energy Conversion Devices, Inc. | Vertical semiconductor processor |
US4710899A (en) | 1985-06-10 | 1987-12-01 | Energy Conversion Devices, Inc. | Data storage medium incorporating a transition metal for increased switching speed |
US4671618A (en) | 1986-05-22 | 1987-06-09 | Wu Bao Gang | Liquid crystalline-plastic material having submillisecond switch times and extended memory |
US4766471A (en) | 1986-01-23 | 1988-08-23 | Energy Conversion Devices, Inc. | Thin film electro-optical devices |
US4818717A (en) | 1986-06-27 | 1989-04-04 | Energy Conversion Devices, Inc. | Method for making electronic matrix arrays |
US4728406A (en) | 1986-08-18 | 1988-03-01 | Energy Conversion Devices, Inc. | Method for plasma - coating a semiconductor body |
US4845533A (en) | 1986-08-22 | 1989-07-04 | Energy Conversion Devices, Inc. | Thin film electrical devices with amorphous carbon electrodes and method of making same |
US4809044A (en) | 1986-08-22 | 1989-02-28 | Energy Conversion Devices, Inc. | Thin film overvoltage protection devices |
US4788594A (en) | 1986-10-15 | 1988-11-29 | Energy Conversion Devices, Inc. | Solid state electronic camera including thin film matrix of photosensors |
US4853785A (en) | 1986-10-15 | 1989-08-01 | Energy Conversion Devices, Inc. | Electronic camera including electronic signal storage cartridge |
US4847674A (en) | 1987-03-10 | 1989-07-11 | Advanced Micro Devices, Inc. | High speed interconnect system with refractory non-dogbone contacts and an active electromigration suppression mechanism |
US4800526A (en) | 1987-05-08 | 1989-01-24 | Gaf Corporation | Memory element for information storage and retrieval system and associated process |
US4775425A (en) | 1987-07-27 | 1988-10-04 | Energy Conversion Devices, Inc. | P and n-type microcrystalline semiconductor alloy material including band gap widening elements, devices utilizing same |
US4891330A (en) | 1987-07-27 | 1990-01-02 | Energy Conversion Devices, Inc. | Method of fabricating n-type and p-type microcrystalline semiconductor alloy material including band gap widening elements |
US5272359A (en) | 1988-04-07 | 1993-12-21 | California Institute Of Technology | Reversible non-volatile switch based on a TCNQ charge transfer complex |
GB8910854D0 (en) | 1989-05-11 | 1989-06-28 | British Petroleum Co Plc | Semiconductor device |
US5159661A (en) | 1990-10-05 | 1992-10-27 | Energy Conversion Devices, Inc. | Vertically interconnected parallel distributed processor |
US5314772A (en) | 1990-10-09 | 1994-05-24 | Arizona Board Of Regents | High resolution, multi-layer resist for microlithography and method therefor |
JPH0770731B2 (en) | 1990-11-22 | 1995-07-31 | 松下電器産業株式会社 | Electroplastic element |
US5406509A (en) | 1991-01-18 | 1995-04-11 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5536947A (en) | 1991-01-18 | 1996-07-16 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory element and arrays fabricated therefrom |
US5414271A (en) | 1991-01-18 | 1995-05-09 | Energy Conversion Devices, Inc. | Electrically erasable memory elements having improved set resistance stability |
US5335219A (en) | 1991-01-18 | 1994-08-02 | Ovshinsky Stanford R | Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements |
US5166758A (en) | 1991-01-18 | 1992-11-24 | Energy Conversion Devices, Inc. | Electrically erasable phase change memory |
US5341328A (en) | 1991-01-18 | 1994-08-23 | Energy Conversion Devices, Inc. | Electrically erasable memory elements having reduced switching current requirements and increased write/erase cycle life |
US5596522A (en) | 1991-01-18 | 1997-01-21 | Energy Conversion Devices, Inc. | Homogeneous compositions of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements |
US5534711A (en) | 1991-01-18 | 1996-07-09 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5534712A (en) | 1991-01-18 | 1996-07-09 | Energy Conversion Devices, Inc. | Electrically erasable memory elements characterized by reduced current and improved thermal stability |
US5296716A (en) | 1991-01-18 | 1994-03-22 | Energy Conversion Devices, Inc. | Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom |
US5128099A (en) | 1991-02-15 | 1992-07-07 | Energy Conversion Devices, Inc. | Congruent state changeable optical memory material and device |
US5219788A (en) | 1991-02-25 | 1993-06-15 | Ibm Corporation | Bilayer metallization cap for photolithography |
US5177567A (en) | 1991-07-19 | 1993-01-05 | Energy Conversion Devices, Inc. | Thin-film structure for chalcogenide electrical switching devices and process therefor |
US5359205A (en) | 1991-11-07 | 1994-10-25 | Energy Conversion Devices, Inc. | Electrically erasable memory elements characterized by reduced current and improved thermal stability |
US5238862A (en) | 1992-03-18 | 1993-08-24 | Micron Technology, Inc. | Method of forming a stacked capacitor with striated electrode |
US5512328A (en) | 1992-08-07 | 1996-04-30 | Hitachi, Ltd. | Method for forming a pattern and forming a thin film used in pattern formation |
US5350484A (en) | 1992-09-08 | 1994-09-27 | Intel Corporation | Method for the anisotropic etching of metal films in the fabrication of interconnects |
BE1007902A3 (en) | 1993-12-23 | 1995-11-14 | Philips Electronics Nv | Switching element with memory with schottky barrier tunnel. |
US5500532A (en) | 1994-08-18 | 1996-03-19 | Arizona Board Of Regents | Personal electronic dosimeter |
JP2643870B2 (en) | 1994-11-29 | 1997-08-20 | 日本電気株式会社 | Method for manufacturing semiconductor memory device |
US5543737A (en) | 1995-02-10 | 1996-08-06 | Energy Conversion Devices, Inc. | Logical operation circuit employing two-terminal chalcogenide switches |
US5869843A (en) | 1995-06-07 | 1999-02-09 | Micron Technology, Inc. | Memory array having a multi-state element and method for forming such array or cells thereof |
US5789758A (en) | 1995-06-07 | 1998-08-04 | Micron Technology, Inc. | Chalcogenide memory cell with a plurality of chalcogenide electrodes |
US5751012A (en) | 1995-06-07 | 1998-05-12 | Micron Technology, Inc. | Polysilicon pillar diode for use in a non-volatile memory cell |
US5879955A (en) | 1995-06-07 | 1999-03-09 | Micron Technology, Inc. | Method for fabricating an array of ultra-small pores for chalcogenide memory cells |
JP3363154B2 (en) | 1995-06-07 | 2003-01-08 | ミクロン テクノロジー、インコーポレイテッド | Stack / trench diode for use with multi-state material in a non-volatile memory cell |
US5714768A (en) | 1995-10-24 | 1998-02-03 | Energy Conversion Devices, Inc. | Second-layer phase change memory array on top of a logic device |
US5694054A (en) | 1995-11-28 | 1997-12-02 | Energy Conversion Devices, Inc. | Integrated drivers for flat panel displays employing chalcogenide logic elements |
US5591501A (en) | 1995-12-20 | 1997-01-07 | Energy Conversion Devices, Inc. | Optical recording medium having a plurality of discrete phase change data recording points |
US6653733B1 (en) | 1996-02-23 | 2003-11-25 | Micron Technology, Inc. | Conductors in semiconductor devices |
US5687112A (en) | 1996-04-19 | 1997-11-11 | Energy Conversion Devices, Inc. | Multibit single cell memory element having tapered contact |
US5852870A (en) | 1996-04-24 | 1998-12-29 | Amkor Technology, Inc. | Method of making grid array assembly |
US5789277A (en) | 1996-07-22 | 1998-08-04 | Micron Technology, Inc. | Method of making chalogenide memory device |
US5998244A (en) | 1996-08-22 | 1999-12-07 | Micron Technology, Inc. | Memory cell incorporating a chalcogenide element and method of making same |
US6087674A (en) | 1996-10-28 | 2000-07-11 | Energy Conversion Devices, Inc. | Memory element with memory material comprising phase-change material and dielectric material |
US5825046A (en) | 1996-10-28 | 1998-10-20 | Energy Conversion Devices, Inc. | Composite memory material comprising a mixture of phase-change memory material and dielectric material |
US5846889A (en) | 1997-03-14 | 1998-12-08 | The United States Of America As Represented By The Secretary Of The Navy | Infrared transparent selenide glasses |
US5998066A (en) | 1997-05-16 | 1999-12-07 | Aerial Imaging Corporation | Gray scale mask and depth pattern transfer technique using inorganic chalcogenide glass |
US5933365A (en) | 1997-06-19 | 1999-08-03 | Energy Conversion Devices, Inc. | Memory element with energy control mechanism |
US6051511A (en) | 1997-07-31 | 2000-04-18 | Micron Technology, Inc. | Method and apparatus for reducing isolation stress in integrated circuits |
EP1044452B1 (en) | 1997-12-04 | 2003-03-19 | Axon Technologies Corporation | Programmable sub-surface aggregating metallization structure and method of making same |
JP3149937B2 (en) * | 1997-12-08 | 2001-03-26 | 日本電気株式会社 | Semiconductor device and method of manufacturing the same |
US6011757A (en) | 1998-01-27 | 2000-01-04 | Ovshinsky; Stanford R. | Optical recording media having increased erasability |
US6141241A (en) | 1998-06-23 | 2000-10-31 | Energy Conversion Devices, Inc. | Universal memory element with systems employing same and apparatus and method for reading, writing and programming same |
US6297170B1 (en) | 1998-06-23 | 2001-10-02 | Vlsi Technology, Inc. | Sacrificial multilayer anti-reflective coating for mos gate formation |
US5912839A (en) | 1998-06-23 | 1999-06-15 | Energy Conversion Devices, Inc. | Universal memory element and method of programming same |
US6388324B2 (en) | 1998-08-31 | 2002-05-14 | Arizona Board Of Regents | Self-repairing interconnections for electrical circuits |
US6469364B1 (en) | 1998-08-31 | 2002-10-22 | Arizona Board Of Regents | Programmable interconnection system for electrical circuits |
US6487106B1 (en) | 1999-01-12 | 2002-11-26 | Arizona Board Of Regents | Programmable microelectronic devices and method of forming and programming same |
US6825489B2 (en) | 2001-04-06 | 2004-11-30 | Axon Technologies Corporation | Microelectronic device, structure, and system, including a memory structure having a variable programmable property and method of forming the same |
US6635914B2 (en) | 2000-09-08 | 2003-10-21 | Axon Technologies Corp. | Microelectronic programmable device and methods of forming and programming the same |
US6177338B1 (en) | 1999-02-08 | 2001-01-23 | Taiwan Semiconductor Manufacturing Company | Two step barrier process |
JP2002536840A (en) | 1999-02-11 | 2002-10-29 | アリゾナ ボード オブ リージェンツ | Programmable microelectronic device and method of forming and programming the same |
US6072716A (en) | 1999-04-14 | 2000-06-06 | Massachusetts Institute Of Technology | Memory structures and methods of making same |
US6143604A (en) | 1999-06-04 | 2000-11-07 | Taiwan Semiconductor Manufacturing Company | Method for fabricating small-size two-step contacts for word-line strapping on dynamic random access memory (DRAM) |
US6350679B1 (en) | 1999-08-03 | 2002-02-26 | Micron Technology, Inc. | Methods of providing an interlevel dielectric layer intermediate different elevation conductive metal layers in the fabrication of integrated circuitry |
US6501111B1 (en) | 2000-06-30 | 2002-12-31 | Intel Corporation | Three-dimensional (3D) programmable device |
WO2002021542A1 (en) | 2000-09-08 | 2002-03-14 | Axon Technologies Corporation | Microelectronic programmable device and methods of forming and programming the same |
US6563164B2 (en) | 2000-09-29 | 2003-05-13 | Ovonyx, Inc. | Compositionally modified resistive electrode |
US6404665B1 (en) | 2000-09-29 | 2002-06-11 | Intel Corporation | Compositionally modified resistive electrode |
US6339544B1 (en) | 2000-09-29 | 2002-01-15 | Intel Corporation | Method to enhance performance of thermal resistor device |
US6555860B2 (en) | 2000-09-29 | 2003-04-29 | Intel Corporation | Compositionally modified resistive electrode |
US6567293B1 (en) | 2000-09-29 | 2003-05-20 | Ovonyx, Inc. | Single level metal memory cell using chalcogenide cladding |
US6429064B1 (en) | 2000-09-29 | 2002-08-06 | Intel Corporation | Reduced contact area of sidewall conductor |
US6649928B2 (en) | 2000-12-13 | 2003-11-18 | Intel Corporation | Method to selectively remove one side of a conductive bottom electrode of a phase-change memory cell and structure obtained thereby |
US6696355B2 (en) | 2000-12-14 | 2004-02-24 | Ovonyx, Inc. | Method to selectively increase the top resistance of the lower programming electrode in a phase-change memory |
US6569705B2 (en) | 2000-12-21 | 2003-05-27 | Intel Corporation | Metal structure for a phase-change memory device |
US6437383B1 (en) | 2000-12-21 | 2002-08-20 | Intel Corporation | Dual trench isolation for a phase-change memory cell and method of making same |
US6646297B2 (en) | 2000-12-26 | 2003-11-11 | Ovonyx, Inc. | Lower electrode isolation in a double-wide trench |
US6534781B2 (en) | 2000-12-26 | 2003-03-18 | Ovonyx, Inc. | Phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact |
US6531373B2 (en) | 2000-12-27 | 2003-03-11 | Ovonyx, Inc. | Method of forming a phase-change memory cell using silicon on insulator low electrode in charcogenide elements |
US6687427B2 (en) | 2000-12-29 | 2004-02-03 | Intel Corporation | Optic switch |
US6727192B2 (en) | 2001-03-01 | 2004-04-27 | Micron Technology, Inc. | Methods of metal doping a chalcogenide material |
US6348365B1 (en) | 2001-03-02 | 2002-02-19 | Micron Technology, Inc. | PCRAM cell manufacturing |
US6818481B2 (en) | 2001-03-07 | 2004-11-16 | Micron Technology, Inc. | Method to manufacture a buried electrode PCRAM cell |
DE60220912T2 (en) | 2001-05-07 | 2008-02-28 | Advanced Micro Devices, Inc., Sunnyvale | MEMORY DEVICE WITH A SELF-INSTALLING POLYMER AND METHOD FOR THE PRODUCTION THEREOF |
US6480438B1 (en) | 2001-06-12 | 2002-11-12 | Ovonyx, Inc. | Providing equal cell programming conditions across a large and high density array of phase-change memory cells |
US6589714B2 (en) | 2001-06-26 | 2003-07-08 | Ovonyx, Inc. | Method for making programmable resistance memory element using silylated photoresist |
US6613604B2 (en) | 2001-08-02 | 2003-09-02 | Ovonyx, Inc. | Method for making small pore for use in programmable resistance memory element |
US6462984B1 (en) | 2001-06-29 | 2002-10-08 | Intel Corporation | Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array |
US6570784B2 (en) | 2001-06-29 | 2003-05-27 | Ovonyx, Inc. | Programming a phase-change material memory |
US6487113B1 (en) | 2001-06-29 | 2002-11-26 | Ovonyx, Inc. | Programming a phase-change memory with slow quench time |
US6511867B2 (en) | 2001-06-30 | 2003-01-28 | Ovonyx, Inc. | Utilizing atomic layer deposition for programmable device |
US6673700B2 (en) | 2001-06-30 | 2004-01-06 | Ovonyx, Inc. | Reduced area intersection between electrode and programming element |
US6514805B2 (en) | 2001-06-30 | 2003-02-04 | Intel Corporation | Trench sidewall profile for device isolation |
US6511862B2 (en) | 2001-06-30 | 2003-01-28 | Ovonyx, Inc. | Modified contact for programmable devices |
US6642102B2 (en) | 2001-06-30 | 2003-11-04 | Intel Corporation | Barrier material encapsulation of programmable material |
US6605527B2 (en) | 2001-06-30 | 2003-08-12 | Intel Corporation | Reduced area intersection between electrode and programming element |
US6951805B2 (en) | 2001-08-01 | 2005-10-04 | Micron Technology, Inc. | Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry |
US6590807B2 (en) | 2001-08-02 | 2003-07-08 | Intel Corporation | Method for reading a structural phase-change memory |
US20030047765A1 (en) * | 2001-08-30 | 2003-03-13 | Campbell Kristy A. | Stoichiometry for chalcogenide glasses useful for memory devices and method of formation |
US6507061B1 (en) | 2001-08-31 | 2003-01-14 | Intel Corporation | Multiple layer phase-change memory |
JP4214055B2 (en) | 2001-09-01 | 2009-01-28 | エナージー コンバーション デバイセス インコーポレイテッド | Enhanced data storage in optical data storage and retrieval systems using blue lasers and / or plasmon lenses |
US6545287B2 (en) | 2001-09-07 | 2003-04-08 | Intel Corporation | Using selective deposition to form phase-change memory cells |
US6586761B2 (en) | 2001-09-07 | 2003-07-01 | Intel Corporation | Phase change material memory device |
US7109056B2 (en) * | 2001-09-20 | 2006-09-19 | Micron Technology, Inc. | Electro-and electroless plating of metal in the manufacture of PCRAM devices |
US6690026B2 (en) | 2001-09-28 | 2004-02-10 | Intel Corporation | Method of fabricating a three-dimensional array of active media |
WO2003032392A2 (en) | 2001-10-09 | 2003-04-17 | Axon Technologies Corporation | Programmable microelectronic device, structure, and system, and method of forming the same |
US6566700B2 (en) | 2001-10-11 | 2003-05-20 | Ovonyx, Inc. | Carbon-containing interfacial layer for phase-change memory |
US6545907B1 (en) | 2001-10-30 | 2003-04-08 | Ovonyx, Inc. | Technique and apparatus for performing write operations to a phase change material memory device |
US6576921B2 (en) | 2001-11-08 | 2003-06-10 | Intel Corporation | Isolating phase change material memory cells |
US6667900B2 (en) | 2001-12-28 | 2003-12-23 | Ovonyx, Inc. | Method and apparatus to operate a memory cell |
US6625054B2 (en) | 2001-12-28 | 2003-09-23 | Intel Corporation | Method and apparatus to program a phase change memory |
US6512241B1 (en) | 2001-12-31 | 2003-01-28 | Intel Corporation | Phase change material memory device |
US6671710B2 (en) | 2002-05-10 | 2003-12-30 | Energy Conversion Devices, Inc. | Methods of computing with digital multistate phase change materials |
US6918382B2 (en) | 2002-08-26 | 2005-07-19 | Energy Conversion Devices, Inc. | Hydrogen powered scooter |
-
2002
- 2002-01-31 US US10/061,825 patent/US20030143782A1/en not_active Abandoned
-
2003
- 2003-01-21 EP EP03708848A patent/EP1470589B1/en not_active Expired - Lifetime
- 2003-01-21 CN CNB038076551A patent/CN100375284C/en not_active Expired - Fee Related
- 2003-01-21 KR KR1020047011805A patent/KR100660245B1/en not_active IP Right Cessation
- 2003-01-21 DE DE60320373T patent/DE60320373T2/en not_active Expired - Lifetime
- 2003-01-21 WO PCT/US2003/001498 patent/WO2003065456A2/en active Application Filing
- 2003-01-21 AU AU2003212814A patent/AU2003212814A1/en not_active Abandoned
- 2003-01-21 JP JP2003564939A patent/JP2005516418A/en active Pending
- 2003-01-21 AT AT03708848T patent/ATE392714T1/en not_active IP Right Cessation
- 2003-01-30 TW TW092102209A patent/TWI251263B/en not_active IP Right Cessation
- 2003-08-06 US US10/634,897 patent/US6812087B2/en not_active Expired - Lifetime
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3450967A (en) * | 1966-09-07 | 1969-06-17 | Vitautas Balio Tolutis | Selenium memory cell containing silver up to 2 atomic percent adjacent the rectifying contact |
GB1131740A (en) * | 1967-08-24 | 1968-10-23 | Inst Fysiki I Mat | Semi-conductor devices |
US4350541A (en) * | 1979-08-13 | 1982-09-21 | Nippon Telegraph & Telephone Public Corp. | Doping from a photoresist layer |
US6117720A (en) * | 1995-06-07 | 2000-09-12 | Micron Technology, Inc. | Method of making an integrated circuit electrode having a reduced contact area |
WO1997048032A2 (en) * | 1996-05-30 | 1997-12-18 | Axon Technologies Corporation | Programmable metallization cell and method of making |
Non-Patent Citations (1)
Title |
---|
SAFRAN G ET AL: "DEVELOPMENT AND PROPERTIES OF SINGLE-CRYSTAL SILVER SELENIDE LAYERS" THIN SOLID FILMS, ELSEVIER-SEQUOIA S.A. LAUSANNE, CH, vol. 215, no. 2, 14 August 1992 (1992-08-14), pages 147-151, XP000291443 ISSN: 0040-6090 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004047630A1 (en) * | 2004-09-30 | 2006-04-13 | Infineon Technologies Ag | Method for producing a CBRAM semiconductor memory |
US7718537B2 (en) | 2004-09-30 | 2010-05-18 | Qimonda Ag | Method for manufacturing a CBRAM semiconductor memory |
JP2011049581A (en) * | 2010-10-18 | 2011-03-10 | Sony Corp | Storage element and operating method of storage element |
Also Published As
Publication number | Publication date |
---|---|
AU2003212814A1 (en) | 2003-09-02 |
CN100375284C (en) | 2008-03-12 |
CN1647278A (en) | 2005-07-27 |
US20030143782A1 (en) | 2003-07-31 |
TWI251263B (en) | 2006-03-11 |
TW200303040A (en) | 2003-08-16 |
JP2005516418A (en) | 2005-06-02 |
US20040029351A1 (en) | 2004-02-12 |
ATE392714T1 (en) | 2008-05-15 |
EP1470589B1 (en) | 2008-04-16 |
DE60320373D1 (en) | 2008-05-29 |
WO2003065456A3 (en) | 2003-12-04 |
KR100660245B1 (en) | 2006-12-20 |
DE60320373T2 (en) | 2009-02-19 |
EP1470589A2 (en) | 2004-10-27 |
KR20040083432A (en) | 2004-10-01 |
US6812087B2 (en) | 2004-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6812087B2 (en) | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures | |
US7199444B2 (en) | Memory device, programmable resistance memory cell and memory array | |
US6955940B2 (en) | Method of forming chalcogenide comprising devices | |
US6951805B2 (en) | Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry | |
US6784018B2 (en) | Method of forming chalcogenide comprising devices and method of forming a programmable memory cell of memory circuitry | |
US8168538B2 (en) | Buried silicide structure and method for making | |
US7682868B2 (en) | Method for making a keyhole opening during the manufacture of a memory cell | |
US7910397B2 (en) | Small electrode for resistance variable devices | |
US6953720B2 (en) | Methods for forming chalcogenide glass-based memory elements | |
KR100873878B1 (en) | Manufacturing method of phase change memory unit and manufacturing method of phase change memory device using same | |
US7294527B2 (en) | Method of forming a memory cell | |
TW200828637A (en) | Method for making a self-converged memory material element for memory cell | |
WO2007148405A1 (en) | Semiconductor device | |
US20100015755A1 (en) | Manufacturing method of semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003708848 Country of ref document: EP Ref document number: 1020047011805 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003564939 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038076551 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2003708848 Country of ref document: EP |