WO2003073473A2 - High frequency device packages and methods - Google Patents
High frequency device packages and methods Download PDFInfo
- Publication number
- WO2003073473A2 WO2003073473A2 PCT/US2003/005297 US0305297W WO03073473A2 WO 2003073473 A2 WO2003073473 A2 WO 2003073473A2 US 0305297 W US0305297 W US 0305297W WO 03073473 A2 WO03073473 A2 WO 03073473A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- coaxial
- base
- insulating material
- package
- conductive
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/44—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits
- H05K3/445—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits having insulated holes or insulated via connections through the metal core
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/055—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6611—Wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6616—Vertical connections, e.g. vias
- H01L2223/6622—Coaxial feed-throughs in active or passive substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85444—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
- H01L2924/30111—Impedance matching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49174—Assembling terminal to elongated conductor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/53796—Puller or pusher means, contained force multiplying operator
- Y10T29/53848—Puller or pusher means, contained force multiplying operator having screw operator
- Y10T29/53857—Central screw, work-engagers around screw
- Y10T29/53861—Work-engager arms along or parallel to screw
- Y10T29/53874—Pivotal grippers on screw
Definitions
- This invention relates generally to a method for fabricating high frequency device packages and high frequency packages and in particular to a method for fabricating a high frequency package having coaxial vias and coaxial leads.
- the packaging of the devices becomes an increasing cause of performance degradation. Therefore it is customary to mount semiconductor devices that operate at microwave frequencies directly onto the circuit substrate.
- This mounting process requires wire bonding or solder-bump mounting.
- These bonding and mounting techniques have several drawbacks and limitations.
- the mounting substrate must be rigid for precise mounting and bonding, but such rigid substrates are expensive when large areas are included.
- the cost of the microwave device package is further increased due to low wire bond yields, If inverse-die solder bump mounting is used, it may require air cavities trenched onto the substrate to minimize radio frequency (RF) effects on the die circuitry. These trenches, however, are difficult to manufacture.
- RF radio frequency
- That pad in turn extends to become the center lead of the package. It is difficult to maintain constant impedance along the bond-wire to pad transition. In addition, it is also difficult to completely shield this connection and it is difficult to maintain the mechanical precision of spacing between those leads, as each lead is extended separately from the main package and those leads tend to bend with mechanical stress of temperature changes.
- the high frequency device package and packing method in accordance with the invention addresses the above problems.
- the invention provides a device package with coaxial via connections right through the base of the package.
- the via structures in the base are precisely fabricated based on photolithography or similar Micro System Technology (MST) techniques well known and currently available in the semiconductor and printed circuit industries.
- MST Micro System Technology
- a wire bond goes directly to the center pin of the coaxial via.
- the invention includes a method for maintaining the impedance along the entire signal route.
- An added benefit of this invention is the high density of connections that are feasible by the ability to arrange the coaxial via holes in a two dimensional array, similar to existing ball grid array packages.
- this package is suitable for high speed digital applications at multi-GHz switching rates.
- an electrical component package comprising a substantially flat base to accommodate one or more electrical components on its surface and one or more coaxial vias formed in the base for input/output of electrical signals from the electrical component.
- a structure is provided.
- the structure has an electrical device having at least one conductive pad and a base material to which the electrical device is mounted wherein the base has at least one coaxial via.
- the structure further comprises a micro-coaxial wire connecting said pad to a conductor in said coaxial via to provide a coaxial signal path from the electrical device to the coaxial via.
- a method of fabricating coaxial electrical interconnections between a component and a coaxial via is described.
- a wire is placed between said component and a conductive portion of a coaxial via.
- a conformal coating is applied to the wire and the component with dielectric material.
- the dielectric material is conformally coated with a conductive material to form coaxial wires between the component and the coaxial via.
- a method of fabricating a base structure with coaxial vias is provided. The method comprises selectively etching an insulating material attached to a flat surface and plating said etched insulating material with a conductive material to form a center conductor for a coaxial via structure.
- a high frequency component package comprises a substantially flat base to accommodate one or more electrical components on its surface and one or more via holes formed in the base to permit signals from the electrical components to pass through the base.
- Each via hole further comprises a central conductive contact area surrounded by an insulating material ring such that the central conductive contact area, the insulating material ring around the central conductive contact area and the base form a coaxial via connection.
- a packaged high frequency device is provided.
- the device comprises a substantially flat base having a high frequency device bonded on its surface wherein the high frequency device has a plurality of bonding pads.
- the device also has one or more via holes formed in the base to permit signals from the electrical components to pass through the base wherein each via hole further comprises a central conductive contact area surrounded by an insulating material ring such that the central conductive contact area, the insulating material ring around the central conductive contact area and the base form a coaxial via connection.
- the device also has one or more coaxial bonding wires that connect the bonding pads of the high frequency device to the one or more coaxial via holes in the base wherein each coaxial bonding wire further comprises a conductive bonding wire and a conformal coating of insulating material that surrounds the conductive bonding wire so that the signals are carried by a coaxial structure from the device out through the base.
- Figure 1 shows a bottom view of a package base in accordance with the invention having coaxial via connections
- Figure 2 shows a cross section of a package in accordance with the invention containing coaxial via connections
- Figures 3 A - 3D shows a cross sectional view of the process steps in accordance with the invention to manufacture a package base with coaxial via holes;
- Figure 4 shows a bottom view of a second embodiment of the package base in accordance with the invention with via holes arranged in more than a single row;
- Figure 5 shows an external top view of a complete high frequency device package in accordance with the invention.
- Figure 6 shows an external bottom view of the complete high frequency device package shown in Figure 5.
- the invention is particularly applicable to microwave device packaging and it is in this context that the invention will be described. It will be appreciated, however, that the high frequency device package and packing method in accordance with the invention has greater utility since it can be used to package any device that operates a high frequencies or any device in which matched impedance vias and bonding wires are desirable.
- Figure 1 is a bottom view of a package with coaxial via holes in accordance with the invention .
- the package may include a flat base 1 that is preferably coated with a material, such as tin. that enhances the ability to solder to the flat base.
- the package may further include a plurality of coaxial via connections laid out in a particular configuration such as the arrangement shown in Figure 1.
- Each coaxial via connection may further include a central contact area 2 made of a conductive material to which an electrical connection may be made, an insulating ring 3, made of an insulating material, which is shaded in Figure 1 for easy identification and surrounds the central contact area 2 to form the coaxial structure.
- Each coaxial via connection further includes a shield side 4 which is formed by the conductive base 1.
- the conducting surfaces of the base 1 and central contact area 2 are raised relative to the insulation ring.
- the insulating rings 3 are protected from damage by a solder mask layer 16 seen in Figure 2.
- the solder mask may extend to the edge of the base 1 to form a channel 5 which creates a passage for fluid and vacuum cleaning of debris and solder bridges during the printed circuit board mounting process.
- the base 1 should preferably be made of a material that is a good heat conductor and forms a good electrical shield so that the base can effectively conduct heat away from the device inside the package and so that the base shields the rest of the circuitry from the microwave energy and signals generated by the device inside the package.
- the base may be made of either metal, such as copper, or an electrically insulating material that is metal plated, such as Aluminum Nitride (A1N). It is desirable that the thermal expansion coefficient of the base 1 and the die materials are matched.
- the spacing between center holes, S, is 1 mm, while the diameter, D, of each via hole is determined by the desired impedance characteristics. As the demand increases for more pins on the package or smaller package dimensions, the spacing between the center holes can be reduced. It is usually the dimensional tolerances of the external printed circuit (PC) board that will limit the degree of miniaturization of the base connections.
- PC printed circuit
- Figure 2 shows a cross sectional view of a preferred embodiment of a packaged device 20 in accordance with the invention.
- the base 1 is made of a copper alloy that conducts both electricity and heat.
- the base may be plated with a layer 19, such as tin, for solderability.
- An electrical component/device 8, such as a semiconductor die, is mounted on the base 1 using well known techniques.
- the package may include one or more coaxial via holes that correspond and align with the coaxial via connections shown in Figure 1. As shown in Figure 2, each coaxial via hole may include a conductive center pin 6 that is surrounded by the insulator rings 3.
- the insulating ring 3 is enclosed by the base material 1.
- each pin 6 may be further coated/plated with a conductive layer 2, such as metal, wherein the conductive layer 2 associated with each coaxial via hole is larger in diameter than the conductive center pin 6 to facilitate easy solder bonding to a printed circuit board and to maintain the desired characteristic impedance, which requires a larger diameter than the conductive center pin 6 surrounded by the insulating ring 3.
- a conductive layer 2 associated with each coaxial via hole is larger in diameter than the conductive center pin 6 to facilitate easy solder bonding to a printed circuit board and to maintain the desired characteristic impedance, which requires a larger diameter than the conductive center pin 6 surrounded by the insulating ring 3.
- the preferred material for the insulating ring 3 is glazed SU-8, which combines lithography fabrication capability and good high-frequency performance. Another preferred material is Teflon, for its low dielectric constant and good high-frequency performance.
- the packaged device further may include one or more electrical wires 9 that connect the well known pads (not shown) of the die 8 with the center conductive pins 6.
- the wires conduct signals from the pads of the die to the conductive center pin as is well known.
- the wires, along with the rest of the exposed structures inside of the packaged device are coated with an insulating layer 10, such as any dielectric and preferably Parylene, and a shield 17 is formed over the top of the insulating layer by an external metal coating of the insulating layer.
- the thickness of the preferred metal layer should be chosen in consideration of skin-depth and DC resistance issues and should be composed primarily of an excellent electrical conductor such as silver, copper, or gold. For most applications, 1 micron coating thickness is adequate.
- the insulating layer 10 is exposed by well known techniques, such as laser etching, in some areas 12, which are then metal plated as a continuation of the shield 17 to enable grounding to the base structure.
- the combination of the bond wire 9, insulation 10 and shield 17 form a micro-coaxial cable having an inner conductive layer (the bond wire 9), an insulator surrounding the inner conductive layer (the insulating layer 10) and the outer grounded conductive layer (the shield 17).
- the impedance of the cable can be selectively controlled for each wire (and hence for each bonding pad and for each signal) by choosing a different diameter for the bond wire. Thus, if the thickness of the insulating layer 10 is uniform on all wires, the impedance will vary with the diameter of each bond wire.
- the taper may be generated in accordance with the invention as a part of the well known bonding process known as capillary ball, or it can be added as a secondary step by applying solder or solder paste to the bond area. For frequencies below 100 GHz, both ball-bonding and wedge-bonding technique may have acceptable performance.
- the insulation layer 10 in the area of the tapered contact 13 also may be thickened around the taper 13 to maintain the desired characteristic impedance. In contacts that are not frequency-critical (e.g., contacts or bonding wires carrying power signals or other non-high frequency signals), the taper may be omitted.
- an air gap 14 may be left above most of the surface area of the die 8 as shown to maintain the electromagnetic characteristics of the die surface.
- This air gap may be formed in various ways such as by placing a tape on the die that is removed after the coating of the insulator layer and metal layer.
- Another alternative to generate the air gap is to place a sacrificial layer where air gaps are desired. The insulator and metal coatings are then pierced mechanically and the sacrificial layer may be dissolved out.
- Yet another option is to attach a foam material to the die 8 that will remain on top of the die 8 after the coatings with negligible effects.
- the base 1 with the device mounted and connected by micro-coaxial cables to the via holes, is then enclosed by an encapsulation material or by a lid 15 as shown to seal the die 8 inside of the package as is well known.
- the lid 15 may be made of metal and soldered or epoxy glued to the base at one or more contact area 18.
- T en, as described above, a solder layer 19 may be applied to the bottom of the packaged device to protect the insulating rings 3 as described above.
- FIGS 3A - 3D illustrate a preferred process for manufacturing a base with via holes in accordance with the invention.
- a first step A is shown in Figure 3A.
- a foundation plate 30, preferably made of glass or silicon, is coated with an adhesive layer 31.
- an insulating material is formed on top of the adhesive layer 31 in the shape of the insulating via rings 32.
- These rings are preferably formed by first depositing a uniform layer of photo resist material on the adhesive 31 and then photo etching the undesired parts to leave the desired via rings 32.
- a suitable photo resist to generate these via rings 32 is commercially available under the name SU-8.
- the adhesive layer 31 may be based on aluminum deposition wherein the aluminum is used as a sacrificial layer. Then, after the insulating via rings 32 have been formed, the exposed aluminum is coated with a thin layer of gold and possibly a subsequent nickel layer to improve bondability and aging characteristics.
- Step B the entire top of the foundation 30 including the via rings and the adhesive layer 31 are plated with a metal layer 33, that may be, for example, copper. Any excess build up of metal can be removed by polishing the metal layer down to the via holes top line 34 so that the metal layer has the same height as the top of the via holes and the top surface is planar.
- a metal layer 33 that may be, for example, copper. Any excess build up of metal can be removed by polishing the metal layer down to the via holes top line 34 so that the metal layer has the same height as the top of the via holes and the top surface is planar.
- FIG. 3C illustrates Step C while Figure 3D illustrates Step D.
- the now exposed via holes may be coated with a solder mask layer 35 and a tin layer 36 in processes of deposition and etching similar to conventional metal layers processing in printed circuit boards. This layer which will become the bottom side of the base 1 which is heat conductive and electrically conductive as described above.
- the adhesive layer 31 is removed or dissolved which separates the foundation 30 from the rest of the metal base.
- the metal base is now turned upside down, as shown in step D, to facilitate device mounting wherein a device is mounted on the top of the base (as shown in phantom in Figure 3D). It is anticipated that the device mounting will be a separate process that does not necessarily need to occur immediately after the fabrication of the base. If the base had been plated with gold and nickel as a part of Step A as described above, the gold becomes the outside layer onto which the wire bonding is performed and the nickel serves as a bond-barrier layer.
- the insulating rings 37 may be glazed by heat treatment to create a more stable seal with better hermeticity.
- a base containing SU-8 via insulators is annealed at elevated temperatures around 130°C to 200°C for about 30 minutes. This heat treatment is preferably done after completion of step B.
- Typical metallization of parylene-coated materials require subjecting the materials to large electric fields or RF energy, as contained in a sputtering process. Such exposure could damage the mounted electronic components. To avoid this potentially damaging process, one may implement a process based on catalyzation and electroless-plating. Subsequent electroplating is then possible.
- the material is exposed to a chemical surface treatment, and then immersed in a solution containing an activated palladium compound.
- a solution containing an activated palladium compound This latter solution creates a surface layer that has autocatalytic properties.
- Subsequent exposure to a solution containing a species, such as copper ions, will promote the formation of a continuous copper seed layer, which subsequently builds to a copper plated layer.
- the base material is mounted on a solid carrier such as silicon or glass, with the tin-plated side attached to the plate.
- the die is bonded to the desired location on the base.
- the die is wire bonded and tapered-end-contacts are made by a mechanical tapering process, by depositing solder paste and then heat-reflowing it, or excess solder is deposited on the center pins 6, to be heat-reflown, or a combination of the described approaches.
- the air gap sacrificial material as described above is then attached to the die surface.
- the entire structure is then conformally coated with insulating material, preferably parylene, although various other insulating materials may be used such as plasma-deposited fluoropolymers, or other similarly conformal coatings.
- sections of the coating are removed by a process, such as laser beam ablation, followed by metallization, or, alternatively, metallization of the parylene layer occurs first, then selective metal sections are etched, the exposed insulators are plasma etched and the entire area is metallized again.
- Metallization is performed by plating or vapor deposition.
- Figures 5 and 6 illustrate a completed packaged device 30 in accordance with the invention.
- Figure 5 is a top view of the packaged device while
- Figure 6 is a bottom view of the packaged device that shows the via hole connections in accordance with the invention.
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003215361A AU2003215361A1 (en) | 2002-02-22 | 2003-02-20 | High frequency device packages and methods |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/081,565 | 2002-02-22 | ||
US10/081,565 US6770822B2 (en) | 2002-02-22 | 2002-02-22 | High frequency device packages and methods |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003073473A2 true WO2003073473A2 (en) | 2003-09-04 |
WO2003073473A3 WO2003073473A3 (en) | 2003-11-27 |
Family
ID=27752965
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/005297 WO2003073473A2 (en) | 2002-02-22 | 2003-02-20 | High frequency device packages and methods |
Country Status (3)
Country | Link |
---|---|
US (2) | US6770822B2 (en) |
AU (1) | AU2003215361A1 (en) |
WO (1) | WO2003073473A2 (en) |
Families Citing this family (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6846423B1 (en) * | 2002-08-28 | 2005-01-25 | Silicon Light Machines Corporation | Wafer-level seal for non-silicon-based devices |
US6877209B1 (en) * | 2002-08-28 | 2005-04-12 | Silicon Light Machines, Inc. | Method for sealing an active area of a surface acoustic wave device on a wafer |
US20040125563A1 (en) * | 2002-12-31 | 2004-07-01 | Vrtis Joan K. | Coating for a heat dissipation device and a method of fabrication |
JP3755824B2 (en) * | 2003-03-04 | 2006-03-15 | 株式会社らいふ | Electronic component for bonding multiple electrodes and mounting method thereof |
US6995465B2 (en) * | 2003-06-04 | 2006-02-07 | Intel Corporation | Silicon building block architecture with flex tape |
US20050046016A1 (en) * | 2003-09-03 | 2005-03-03 | Ken Gilleo | Electronic package with insert conductor array |
WO2005048314A2 (en) * | 2003-11-12 | 2005-05-26 | Silicon Pipe, Inc. | Tapered dielectric and conductor structures and applications thereof |
KR100564585B1 (en) * | 2003-11-13 | 2006-03-28 | 삼성전자주식회사 | Double stacked BGA package and multi-stacked BGA package |
US7750420B2 (en) * | 2004-03-26 | 2010-07-06 | Cypress Semiconductor Corporation | Integrated circuit having one or more conductive devices formed over a SAW and/or MEMS device |
DE102005002707B4 (en) * | 2005-01-19 | 2007-07-26 | Infineon Technologies Ag | Method for producing electrical connections in a semiconductor device by means of coaxial microconnection elements |
US7687400B2 (en) | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
US7838997B2 (en) | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US7521806B2 (en) * | 2005-06-14 | 2009-04-21 | John Trezza | Chip spanning connection |
US7157372B1 (en) | 2005-06-14 | 2007-01-02 | Cubic Wafer Inc. | Coaxial through chip connection |
US7781886B2 (en) | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US7767493B2 (en) | 2005-06-14 | 2010-08-03 | John Trezza | Post & penetration interconnection |
US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US7851348B2 (en) | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
US7534722B2 (en) * | 2005-06-14 | 2009-05-19 | John Trezza | Back-to-front via process |
US7470863B2 (en) * | 2006-01-24 | 2008-12-30 | International Business Machines Corporation | Microelectronic device with mixed dielectric |
US7425464B2 (en) * | 2006-03-10 | 2008-09-16 | Freescale Semiconductor, Inc. | Semiconductor device packaging |
US7687397B2 (en) | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
US7871927B2 (en) * | 2006-10-17 | 2011-01-18 | Cufer Asset Ltd. L.L.C. | Wafer via formation |
US7670874B2 (en) | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
US7850060B2 (en) * | 2007-04-05 | 2010-12-14 | John Trezza | Heat cycle-able connection |
US7748116B2 (en) * | 2007-04-05 | 2010-07-06 | John Trezza | Mobile binding in an electronic connection |
US20080261392A1 (en) * | 2007-04-23 | 2008-10-23 | John Trezza | Conductive via formation |
US7960210B2 (en) | 2007-04-23 | 2011-06-14 | Cufer Asset Ltd. L.L.C. | Ultra-thin chip packaging |
KR100856209B1 (en) * | 2007-05-04 | 2008-09-03 | 삼성전자주식회사 | Printed circuit board with embedded integrated circuit and method for fabricating thereof |
US8581113B2 (en) * | 2007-12-19 | 2013-11-12 | Bridgewave Communications, Inc. | Low cost high frequency device package and methods |
TWI393490B (en) * | 2008-12-31 | 2013-04-11 | Ind Tech Res Inst | Structure of multiple coaxial leads within single via in substrate and manufacturing method thereof |
KR100935854B1 (en) | 2009-09-22 | 2010-01-08 | 테세라 리써치 엘엘씨 | Microelectronic assembly with impedance controlled wirebond and reference wirebond |
KR100950511B1 (en) * | 2009-09-22 | 2010-03-30 | 테세라 리써치 엘엘씨 | Microelectronic assembly with impedance controlled wirebond and conductive reference element |
TW201110275A (en) * | 2009-05-13 | 2011-03-16 | Seiko Instr Inc | Electronic component, manufacturing method for electronic component, and electronic device |
FR2948496A1 (en) * | 2009-07-21 | 2011-01-28 | St Microelectronics Crolles 2 | VIA ELECTRIC WITH A ROUGH SIDE SURFACE |
US8377749B1 (en) * | 2009-09-15 | 2013-02-19 | Applied Micro Circuits Corporation | Integrated circuit transmission line |
KR20110041179A (en) * | 2009-10-15 | 2011-04-21 | 한국전자통신연구원 | Structure for packaging |
US8110915B2 (en) * | 2009-10-16 | 2012-02-07 | Infineon Technologies Ag | Open cavity leadless surface mountable package for high power RF applications |
US8853708B2 (en) | 2010-09-16 | 2014-10-07 | Tessera, Inc. | Stacked multi-die packages with impedance control |
US9136197B2 (en) | 2010-09-16 | 2015-09-15 | Tessera, Inc. | Impedence controlled packages with metal sheet or 2-layer RDL |
US8786083B2 (en) | 2010-09-16 | 2014-07-22 | Tessera, Inc. | Impedance controlled packages with metal sheet or 2-layer RDL |
US8222725B2 (en) | 2010-09-16 | 2012-07-17 | Tessera, Inc. | Metal can impedance control structure |
US8581377B2 (en) | 2010-09-16 | 2013-11-12 | Tessera, Inc. | TSOP with impedance control |
US9087157B2 (en) | 2011-03-01 | 2015-07-21 | William Loh | Low-loss transmission line TDM communication link and system |
US8791550B1 (en) | 2013-01-15 | 2014-07-29 | International Business Machines Corporation | Hybrid conductor through-silicon-via for power distribution and signal transmission |
US20140264783A1 (en) * | 2013-03-13 | 2014-09-18 | Altera Corporation | Apparatus for electronic assembly with improved interconnect and associated methods |
US20150001700A1 (en) * | 2013-06-28 | 2015-01-01 | Infineon Technologies Ag | Power Modules with Parylene Coating |
CA2915900C (en) * | 2013-07-03 | 2020-01-21 | Rosenberger Hochfrequenztechnik Gmbh & Co. Kg | Die package with low electromagnetic interference interconnection |
EP3017469B1 (en) | 2013-07-03 | 2017-09-06 | Rosenberger Hochfrequenztechnik GmbH & Co. KG | Heat isolation structures for high bandwidth interconnects |
JP2016524336A (en) * | 2013-07-03 | 2016-08-12 | ローゼンベルガー ホーフフレクベンツテクニーク ゲーエムベーハー ウント ツェーオー カーゲー | Die packaging with fully or partially deposited dielectric leads |
CN105359263B (en) | 2013-07-03 | 2018-07-06 | 罗森伯格高频技术有限及两合公司 | Including the wiring with dielectric coating and metal coating without substrate die packaging body and its manufacturing method |
KR101870887B1 (en) * | 2013-07-03 | 2018-06-25 | 로젠버거 호흐프리쿠벤츠테흐닉 게엠베하 운트 코. 카게 | Mixed impedance bond wire connections and method of making the same |
JP5751293B2 (en) * | 2013-08-13 | 2015-07-22 | Tdk株式会社 | Printed circuit board and power supply device |
US20150221592A1 (en) * | 2014-02-03 | 2015-08-06 | Chetan Verma | Semiconductor device with package-level decoupling capacitors formed with bond wires |
CN105374781A (en) * | 2015-09-07 | 2016-03-02 | 武汉华星光电技术有限公司 | Pin structure and display device |
US10177057B2 (en) | 2016-12-15 | 2019-01-08 | Infineon Technologies Ag | Power semiconductor modules with protective coating |
TWI658755B (en) * | 2018-03-07 | 2019-05-01 | 群聯電子股份有限公司 | Printed circuit board assembly and storage device |
EP3726941A1 (en) * | 2019-04-16 | 2020-10-21 | Rosenberger Hochfrequenztechnik GmbH & Co. KG | Method for producing an impedance-controlled transition from an electrical component to a shielded hf cable connection and device |
CN110444971B (en) * | 2019-08-14 | 2020-11-24 | 中国电子科技集团公司第十三研究所 | Micro-coaxial vertical interconnection structure and preparation method thereof |
IL274946A (en) * | 2020-05-26 | 2021-12-01 | Elta Systems Ltd | Encapsulation techniques |
JP2023038753A (en) * | 2021-09-07 | 2023-03-17 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
CN113766689B (en) * | 2021-09-22 | 2023-02-03 | 四川大学 | Microwave heating structure, method and system |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4959900A (en) * | 1988-07-20 | 1990-10-02 | Matra | Mounting of electronic microcomponents on a support |
US5323533A (en) * | 1991-03-26 | 1994-06-28 | Thomson-Csf | Method of producing coaxial connections for an electronic component, and component package |
US5405808A (en) * | 1993-08-16 | 1995-04-11 | Lsi Logic Corporation | Fluid-filled and gas-filled semiconductor packages |
US5421083A (en) * | 1994-04-01 | 1995-06-06 | Motorola, Inc. | Method of manufacturing a circuit carrying substrate having coaxial via holes |
US5576518A (en) * | 1994-05-13 | 1996-11-19 | Nec Corporation | Via-structure of a multilayer interconnection ceramic substrate |
US5622898A (en) * | 1992-12-10 | 1997-04-22 | International Business Machines Corporation | Process of making an integrated circuit chip composite including parylene coated wire |
US5685071A (en) * | 1995-06-05 | 1997-11-11 | Hughes Electronics | Method of constructing a sealed chip-on-board electronic module |
US5847453A (en) * | 1996-03-27 | 1998-12-08 | Honda Giken Kogyo Kabushiki Kaisha | Microwave circuit package |
US5949030A (en) * | 1997-11-14 | 1999-09-07 | International Business Machines Corporation | Vias and method for making the same in organic board and chip carriers |
US6191492B1 (en) * | 1988-08-26 | 2001-02-20 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device including a densified region |
US6465896B1 (en) * | 1999-10-08 | 2002-10-15 | Nokia Mobile Phones Linited | Coils integrated in IC-package |
Family Cites Families (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2949030A (en) * | 1949-04-09 | 1960-08-16 | North American Aviation Inc | Gyroscopically stabilized optical system platform |
GB1095117A (en) * | 1963-12-26 | 1967-12-13 | Matsushita Electric Ind Co Ltd | Method of making printed circuit board |
US3331125A (en) | 1964-05-28 | 1967-07-18 | Rca Corp | Semiconductor device fabrication |
US3449641A (en) | 1966-01-11 | 1969-06-10 | Gen Electric | Epoxy encapsulated semiconductor device wherein the encapsulant comprises an epoxy novolak |
US3566208A (en) | 1968-02-02 | 1971-02-23 | Fairchild Camera Instr Co | Pin socket |
US3571923A (en) * | 1968-12-30 | 1971-03-23 | North American Rockwell | Method of making redundant circuit board interconnections |
US4005472A (en) | 1975-05-19 | 1977-01-25 | National Semiconductor Corporation | Method for gold plating of metallic layers on semiconductive devices |
US4486945A (en) | 1981-04-21 | 1984-12-11 | Seiichiro Aigoo | Method of manufacturing semiconductor device with plated bump |
US4581291A (en) * | 1983-12-29 | 1986-04-08 | Bongianni Wayne L | Microminiature coaxial cable and methods manufacture |
US4816618A (en) * | 1983-12-29 | 1989-03-28 | University Of California | Microminiature coaxial cable and method of manufacture |
US4673904A (en) * | 1984-11-14 | 1987-06-16 | Itt Corporation | Micro-coaxial substrate |
US4626805A (en) * | 1985-04-26 | 1986-12-02 | Tektronix, Inc. | Surface mountable microwave IC package |
US4642160A (en) * | 1985-08-12 | 1987-02-10 | Interconnect Technology Inc. | Multilayer circuit board manufacturing |
JPS6366993A (en) * | 1986-09-08 | 1988-03-25 | 日本電気株式会社 | Multilayer interconnection board |
US4776087A (en) * | 1987-04-27 | 1988-10-11 | International Business Machines Corporation | VLSI coaxial wiring structure |
DE3812414A1 (en) * | 1988-04-14 | 1989-10-26 | Standard Elektrik Lorenz Ag | METHOD FOR PRODUCING AN ALL-SIDED SHIELDED SIGNAL LINE |
US4945856A (en) | 1988-06-23 | 1990-08-07 | Jeffrey Stewart | Parylene deposition chamber |
JPH0294693A (en) * | 1988-09-30 | 1990-04-05 | Nec Corp | Printed wiring board having coaxial through-hole |
US5108553A (en) * | 1989-04-04 | 1992-04-28 | Olin Corporation | G-tab manufacturing process and the product produced thereby |
US4933045A (en) * | 1989-06-02 | 1990-06-12 | International Business Machines Corporation | Thin film multilayer laminate interconnection board assembly method |
US5045151A (en) | 1989-10-17 | 1991-09-03 | Massachusetts Institute Of Technology | Micromachined bonding surfaces and method of forming the same |
JPH03165058A (en) * | 1989-11-24 | 1991-07-17 | Mitsubishi Electric Corp | Semiconductor device |
US5052105A (en) * | 1990-06-05 | 1991-10-01 | Hutchinson Technology, Inc. | Micro-cable interconnect |
JPH05175661A (en) * | 1991-12-25 | 1993-07-13 | Hitachi Chem Co Ltd | Manufacture of multiwire wiring board |
US5321211A (en) * | 1992-04-30 | 1994-06-14 | Sgs-Thomson Microelectronics, Inc. | Integrated circuit via structure |
JP2924450B2 (en) * | 1992-05-22 | 1999-07-26 | 日本電気株式会社 | Semiconductor device |
US5268326A (en) * | 1992-09-28 | 1993-12-07 | Motorola, Inc. | Method of making dielectric and conductive isolated island |
US5402088A (en) * | 1992-12-03 | 1995-03-28 | Ail Systems, Inc. | Apparatus for the interconnection of radio frequency (RF) monolithic microwave integrated circuits |
US5633898A (en) * | 1993-12-22 | 1997-05-27 | Matsushita Electric Industrial Co., Ltd. | Automatic frequency control apparatus for FSK receiver and FSK receiver including the same |
US5524339A (en) * | 1994-09-19 | 1996-06-11 | Martin Marietta Corporation | Method for protecting gallium arsenide mmic air bridge structures |
US5509200A (en) * | 1994-11-21 | 1996-04-23 | International Business Machines Corporation | Method of making laminar stackable circuit board structure |
US5757252A (en) * | 1995-08-31 | 1998-05-26 | Itt Industries, Inc. | Wide frequency band transition between via RF transmission lines and planar transmission lines |
US5930665A (en) * | 1995-09-06 | 1999-07-27 | Itt Industries, Inc. | Wide frequency band transition between via RF transmission lines and planar transmission lines |
JPH1041615A (en) * | 1996-07-19 | 1998-02-13 | Matsushita Electric Ind Co Ltd | Substrate for mounting semiconductor chip and method for mounting semiconductor chip |
US5834375A (en) * | 1996-08-09 | 1998-11-10 | Industrial Technology Research Institute | Chemical-mechanical polishing planarization monitor |
SE511426C2 (en) * | 1996-10-28 | 1999-09-27 | Ericsson Telefon Ab L M | Apparatus and method of shielding electronics |
IL120866A0 (en) * | 1997-05-20 | 1997-09-30 | Micro Components Systems Ltd | Process for producing an aluminum substrate |
US6049122A (en) * | 1997-10-16 | 2000-04-11 | Fujitsu Limited | Flip chip mounting substrate with resin filled between substrate and semiconductor chip |
US6123825A (en) * | 1998-12-02 | 2000-09-26 | International Business Machines Corporation | Electromigration-resistant copper microstructure and process of making |
US6039889A (en) * | 1999-01-12 | 2000-03-21 | Fujitsu Limited | Process flows for formation of fine structure layer pairs on flexible films |
US6388198B1 (en) * | 1999-03-09 | 2002-05-14 | International Business Machines Corporation | Coaxial wiring within SOI semiconductor, PCB to system for high speed operation and signal quality |
JP4034477B2 (en) * | 1999-07-01 | 2008-01-16 | 株式会社日立製作所 | Interposer, manufacturing method thereof, and circuit module using the same |
JP4390368B2 (en) * | 2000-06-08 | 2009-12-24 | 新光電気工業株式会社 | Wiring board manufacturing method |
JP2001356136A (en) * | 2000-06-15 | 2001-12-26 | Advantest Corp | Integrated microcontact pin and its manufacturing method |
-
2002
- 2002-02-22 US US10/081,565 patent/US6770822B2/en not_active Expired - Lifetime
- 2002-11-01 US US10/286,039 patent/US7520054B2/en not_active Expired - Lifetime
-
2003
- 2003-02-20 AU AU2003215361A patent/AU2003215361A1/en not_active Abandoned
- 2003-02-20 WO PCT/US2003/005297 patent/WO2003073473A2/en not_active Application Discontinuation
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4959900A (en) * | 1988-07-20 | 1990-10-02 | Matra | Mounting of electronic microcomponents on a support |
US6191492B1 (en) * | 1988-08-26 | 2001-02-20 | Semiconductor Energy Laboratory Co., Ltd. | Electronic device including a densified region |
US5323533A (en) * | 1991-03-26 | 1994-06-28 | Thomson-Csf | Method of producing coaxial connections for an electronic component, and component package |
US5622898A (en) * | 1992-12-10 | 1997-04-22 | International Business Machines Corporation | Process of making an integrated circuit chip composite including parylene coated wire |
US5405808A (en) * | 1993-08-16 | 1995-04-11 | Lsi Logic Corporation | Fluid-filled and gas-filled semiconductor packages |
US5421083A (en) * | 1994-04-01 | 1995-06-06 | Motorola, Inc. | Method of manufacturing a circuit carrying substrate having coaxial via holes |
US5576518A (en) * | 1994-05-13 | 1996-11-19 | Nec Corporation | Via-structure of a multilayer interconnection ceramic substrate |
US5685071A (en) * | 1995-06-05 | 1997-11-11 | Hughes Electronics | Method of constructing a sealed chip-on-board electronic module |
US5847453A (en) * | 1996-03-27 | 1998-12-08 | Honda Giken Kogyo Kabushiki Kaisha | Microwave circuit package |
US5949030A (en) * | 1997-11-14 | 1999-09-07 | International Business Machines Corporation | Vias and method for making the same in organic board and chip carriers |
US6465896B1 (en) * | 1999-10-08 | 2002-10-15 | Nokia Mobile Phones Linited | Coils integrated in IC-package |
Also Published As
Publication number | Publication date |
---|---|
AU2003215361A1 (en) | 2003-09-09 |
US6770822B2 (en) | 2004-08-03 |
WO2003073473A3 (en) | 2003-11-27 |
US20030168250A1 (en) | 2003-09-11 |
AU2003215361A8 (en) | 2003-09-09 |
US7520054B2 (en) | 2009-04-21 |
US20030159262A1 (en) | 2003-08-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6770822B2 (en) | High frequency device packages and methods | |
US8043896B2 (en) | Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package including an inclined via hole | |
US7445968B2 (en) | Methods for integrated circuit module packaging and integrated circuit module packages | |
US7268426B2 (en) | High-frequency chip packages | |
CN1383206A (en) | Semiconductor device | |
CA2915407C (en) | An interconnect system comprising an interconnect having a plurality of metal cores at least partially surrounded by a dielectric layer | |
JP3287408B2 (en) | Semiconductor device and method of forming semiconductor substrate through conductor | |
EP3017470B1 (en) | Electronic device having a lead with selectively modified electrical properties and method of manufacturing the same | |
US5376574A (en) | Capped modular microwave integrated circuit and method of making same | |
US6667549B2 (en) | Micro circuits with a sculpted ground plane | |
US11784625B2 (en) | Packaging method and package structure for filter chip | |
US20060145350A1 (en) | High frequency conductors for packages of integrated circuits | |
JP2004048617A (en) | Transmission line substrate for high frequency | |
JPH11163217A (en) | Semiconductor device | |
US20240113413A1 (en) | Microelectronic device package including antenna and semiconductor device | |
US11837775B2 (en) | Microelectronic device package including antenna and semiconductor device | |
US20240021971A1 (en) | Microelectronic device package with integral waveguide transition | |
US20230352850A1 (en) | Microelectronic device package with integral slotted waveguide antenna | |
US20230317644A1 (en) | Routable multilevel package with multiple integrated antennas | |
JP4127589B2 (en) | High frequency semiconductor device package and high frequency semiconductor device | |
CN115701655A (en) | Electronic device including multi-level package substrate | |
CN116978887A (en) | Chip integrated packaging structure with cavity and manufacturing method | |
WO2015000597A9 (en) | Mixed impedance bond wire connections and method of making the same | |
JPH09312356A (en) | Semiconductor device and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |