WO2003098392A3 - Out of order dram sequencer - Google Patents
Out of order dram sequencer Download PDFInfo
- Publication number
- WO2003098392A3 WO2003098392A3 PCT/US2003/015184 US0315184W WO03098392A3 WO 2003098392 A3 WO2003098392 A3 WO 2003098392A3 US 0315184 W US0315184 W US 0315184W WO 03098392 A3 WO03098392 A3 WO 03098392A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- requests
- memory
- memory access
- access requests
- order
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
- G06F3/0613—Improving I/O performance in relation to throughput
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0674—Disk device
- G06F3/0676—Magnetic disk device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0656—Data buffering arrangements
Abstract
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE60331081T DE60331081D1 (en) | 2002-05-14 | 2003-05-14 | NON-SEQUENTIAL DRAM FOLLOW CONTROL |
AU2003232136A AU2003232136A1 (en) | 2002-05-14 | 2003-05-14 | Out of order dram sequencer |
EP03753034A EP1540485B1 (en) | 2002-05-14 | 2003-05-14 | Out of order dram sequencer |
KR10-2004-7018434A KR20050005481A (en) | 2002-05-14 | 2003-05-14 | Out of order dram sequencer |
JP2004505842A JP2005525652A (en) | 2002-05-14 | 2003-05-14 | Out-of-order DRAM sequencer |
AT03753034T ATE456094T1 (en) | 2002-05-14 | 2003-05-14 | NON-SEQUENTIAL DRAM SEQUENCE CONTROL |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/143,896 | 2002-05-14 | ||
US10/143,896 US7149857B2 (en) | 2002-05-14 | 2002-05-14 | Out of order DRAM sequencer |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003098392A2 WO2003098392A2 (en) | 2003-11-27 |
WO2003098392A3 true WO2003098392A3 (en) | 2005-04-21 |
Family
ID=29418478
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/015184 WO2003098392A2 (en) | 2002-05-14 | 2003-05-14 | Out of order dram sequencer |
Country Status (9)
Country | Link |
---|---|
US (4) | US7149857B2 (en) |
EP (1) | EP1540485B1 (en) |
JP (2) | JP2005525652A (en) |
KR (2) | KR20050005481A (en) |
CN (1) | CN100527107C (en) |
AT (1) | ATE456094T1 (en) |
AU (1) | AU2003232136A1 (en) |
DE (1) | DE60331081D1 (en) |
WO (1) | WO2003098392A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6992750B2 (en) | 2016-06-29 | 2022-01-13 | ソニーグループ株式会社 | Memory controller, memory system and information processing system |
Families Citing this family (96)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6694490B2 (en) * | 2002-07-10 | 2004-02-17 | Hewlett-Packard Development Company, L.P. | DIMM and method for producing a DIMM |
US7165824B2 (en) | 2002-12-02 | 2007-01-23 | Silverbrook Research Pty Ltd | Dead nozzle compensation |
US7418706B1 (en) * | 2003-05-08 | 2008-08-26 | Teradota Us, Inc. | Rescheduling table scan transactions |
US7240141B2 (en) * | 2004-04-09 | 2007-07-03 | Broadcom Corporation | Programmable inter-virtual channel and intra-virtual channel instructions issuing rules for an I/O bus of a system-on-a-chip processor |
US20060026371A1 (en) * | 2004-07-30 | 2006-02-02 | Chrysos George Z | Method and apparatus for implementing memory order models with order vectors |
US7451282B2 (en) * | 2005-03-09 | 2008-11-11 | Dolphin Interconnect Solutions North America Inc. | System and method for storing a sequential data stream |
US8452929B2 (en) * | 2005-04-21 | 2013-05-28 | Violin Memory Inc. | Method and system for storage of data in non-volatile media |
US9384818B2 (en) | 2005-04-21 | 2016-07-05 | Violin Memory | Memory power management |
US8200887B2 (en) | 2007-03-29 | 2012-06-12 | Violin Memory, Inc. | Memory management system and method |
US9286198B2 (en) | 2005-04-21 | 2016-03-15 | Violin Memory | Method and system for storage of data in non-volatile media |
US8028186B2 (en) | 2006-10-23 | 2011-09-27 | Violin Memory, Inc. | Skew management in an interconnection system |
US20080140724A1 (en) | 2006-12-06 | 2008-06-12 | David Flynn | Apparatus, system, and method for servicing object requests within a storage controller |
US8265169B2 (en) * | 2006-12-29 | 2012-09-11 | Intel Corporation | Video block memory read request translation and tagging |
US8028257B2 (en) * | 2007-03-01 | 2011-09-27 | International Business Machines Corporation | Structure for data bus bandwidth scheduling in an FBDIMM memory system operating in variable latency mode |
US9632870B2 (en) | 2007-03-29 | 2017-04-25 | Violin Memory, Inc. | Memory system with multiple striping of raid groups and method for performing the same |
US11010076B2 (en) | 2007-03-29 | 2021-05-18 | Violin Systems Llc | Memory system with multiple striping of raid groups and method for performing the same |
US8015375B1 (en) | 2007-03-30 | 2011-09-06 | Emc Corporation | Methods, systems, and computer program products for parallel processing and saving tracking information for multiple write requests in a data replication environment including multiple storage devices |
US7996599B2 (en) | 2007-04-25 | 2011-08-09 | Apple Inc. | Command resequencing in memory operations |
US7925796B1 (en) | 2007-05-03 | 2011-04-12 | Emc Corporation | Methods, systems, and computer program products for performing an input/output (I/O) operation that includes a virtual drain |
US8145976B1 (en) | 2007-05-14 | 2012-03-27 | Marvell International Ltd. | Error correcting |
US8001338B2 (en) * | 2007-08-21 | 2011-08-16 | Microsoft Corporation | Multi-level DRAM controller to manage access to DRAM |
US7870351B2 (en) * | 2007-11-15 | 2011-01-11 | Micron Technology, Inc. | System, apparatus, and method for modifying the order of memory accesses |
US7836226B2 (en) | 2007-12-06 | 2010-11-16 | Fusion-Io, Inc. | Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment |
US8156415B1 (en) * | 2007-12-26 | 2012-04-10 | Marvell International Ltd. | Method and system for command queuing in disk drives |
US8180975B2 (en) * | 2008-02-26 | 2012-05-15 | Microsoft Corporation | Controlling interference in shared memory systems using parallelism-aware batch scheduling |
CN101520749B (en) * | 2008-02-29 | 2012-08-29 | 瑞昱半导体股份有限公司 | Method for managing memories |
US8370717B1 (en) | 2008-04-08 | 2013-02-05 | Marvell International Ltd. | Method and apparatus for flexible buffers in an XOR engine |
CN102037514A (en) * | 2008-05-21 | 2011-04-27 | Nxp股份有限公司 | A data handling system comprising a rearrangement network |
CN101727398B (en) * | 2008-10-31 | 2012-07-11 | 西安奇维测控科技有限公司 | Methods for realizing storage and reduction of management data of flash controller by information serialization |
US8601205B1 (en) * | 2008-12-31 | 2013-12-03 | Synopsys, Inc. | Dynamic random access memory controller |
JP2010182092A (en) * | 2009-02-05 | 2010-08-19 | Mitsubishi Electric Corp | Bus device |
KR101581679B1 (en) * | 2009-03-18 | 2015-12-31 | 삼성전자주식회사 | Storage device and method for managing buffer memory of storage device |
US8199759B2 (en) * | 2009-05-29 | 2012-06-12 | Intel Corporation | Method and apparatus for enabling ID based streams over PCI express |
US20100325351A1 (en) * | 2009-06-12 | 2010-12-23 | Bennett Jon C R | Memory system having persistent garbage collection |
CN102473078B (en) * | 2009-08-11 | 2016-01-20 | 马维尔国际贸易有限公司 | For reading the controller of data from nonvolatile memory |
US8644140B2 (en) * | 2009-09-09 | 2014-02-04 | Mellanox Technologies Ltd. | Data switch with shared port buffers |
CN102253917B (en) * | 2010-05-19 | 2014-03-19 | 联芯科技有限公司 | Serial peripheral interface (SPI) controller and data sending method |
KR101121902B1 (en) * | 2010-06-22 | 2012-03-20 | 성균관대학교산학협력단 | Transactional memory system and method for tracking modified memory address |
US9021192B1 (en) * | 2010-09-21 | 2015-04-28 | Western Digital Technologies, Inc. | System and method for enhancing processing of memory access requests |
US8699491B2 (en) * | 2011-07-25 | 2014-04-15 | Mellanox Technologies Ltd. | Network element with shared buffers |
JP5704012B2 (en) * | 2011-08-01 | 2015-04-22 | 富士通セミコンダクター株式会社 | Processor and control method of processor |
KR101292309B1 (en) * | 2011-12-27 | 2013-07-31 | 숭실대학교산학협력단 | Semiconductor chip and control method of memory, and recording medium storing program for executing method of the same in computer |
CN102567246B (en) * | 2011-12-29 | 2014-08-13 | 中国人民解放军国防科学技术大学 | NAND flash memory controller supporting operation out-of-order execution |
KR101721273B1 (en) * | 2012-01-16 | 2017-03-29 | 한국전자통신연구원 | Non - sequential data transmission apparatus and method using sdio interface |
US20130185491A1 (en) * | 2012-01-17 | 2013-07-18 | Skymedi Corporation | Memory controller and a method thereof |
US9251086B2 (en) | 2012-01-24 | 2016-02-02 | SanDisk Technologies, Inc. | Apparatus, system, and method for managing a cache |
US9348775B2 (en) | 2012-03-16 | 2016-05-24 | Analog Devices, Inc. | Out-of-order execution of bus transactions |
US8775762B2 (en) * | 2012-05-07 | 2014-07-08 | Advanced Micro Devices, Inc. | Method and apparatus for batching memory requests |
KR20140028618A (en) * | 2012-08-29 | 2014-03-10 | 삼성전자주식회사 | Memory device for reducimg write fail, system includinmg tha same, and method there-of |
US9047092B2 (en) * | 2012-12-21 | 2015-06-02 | Arm Limited | Resource management within a load store unit |
US9582440B2 (en) | 2013-02-10 | 2017-02-28 | Mellanox Technologies Ltd. | Credit based low-latency arbitration with data transfer |
US8989011B2 (en) | 2013-03-14 | 2015-03-24 | Mellanox Technologies Ltd. | Communication over multiple virtual lanes using a shared buffer |
WO2014178846A1 (en) * | 2013-04-30 | 2014-11-06 | Hewlett-Packard Development Company, L.P. | Coalescing memory access requests |
KR102120823B1 (en) | 2013-08-14 | 2020-06-09 | 삼성전자주식회사 | Method of controlling read sequence of nov-volatile memory device and memory system performing the same |
US9641465B1 (en) | 2013-08-22 | 2017-05-02 | Mellanox Technologies, Ltd | Packet switch with reduced latency |
US9548960B2 (en) | 2013-10-06 | 2017-01-17 | Mellanox Technologies Ltd. | Simplified packet routing |
US20150199134A1 (en) * | 2014-01-10 | 2015-07-16 | Qualcomm Incorporated | System and method for resolving dram page conflicts based on memory access patterns |
US9325641B2 (en) | 2014-03-13 | 2016-04-26 | Mellanox Technologies Ltd. | Buffering schemes for communication over long haul links |
US9875185B2 (en) * | 2014-07-09 | 2018-01-23 | Intel Corporation | Memory sequencing with coherent and non-coherent sub-systems |
US9584429B2 (en) | 2014-07-21 | 2017-02-28 | Mellanox Technologies Ltd. | Credit based flow control for long-haul links |
US9740411B2 (en) * | 2014-09-04 | 2017-08-22 | National Instruments Corporation | Configuring circuitry with memory access constraints for a program |
GB2550829B (en) | 2014-10-14 | 2021-09-22 | Advanced Risc Mach Ltd | Transaction response modification within interconnect circuitry |
KR20160049200A (en) * | 2014-10-27 | 2016-05-09 | 삼성전자주식회사 | Method for operating data storage device, mobile computing device having the same, and method of the mobile computing device |
CN104375963B (en) * | 2014-11-28 | 2019-03-15 | 上海兆芯集成电路有限公司 | Control system and method based on buffer consistency |
US9740646B2 (en) * | 2014-12-20 | 2017-08-22 | Intel Corporation | Early identification in transactional buffered memory |
EP3126998A4 (en) * | 2015-02-26 | 2017-11-29 | Strato Scale Ltd. | Ordering schemes for network and storage i/o requests for minimizing workload idle time and inter-workload interference |
GB2539435B8 (en) * | 2015-06-16 | 2018-02-21 | Advanced Risc Mach Ltd | Data processing memory access control, in which an owning process for a region of memory is specified independently of privilege level |
JP2017027479A (en) * | 2015-07-24 | 2017-02-02 | 富士通株式会社 | Data reading method and information processing system |
CN111475438B (en) * | 2015-08-12 | 2021-12-10 | 北京忆恒创源科技股份有限公司 | IO request processing method and device for providing quality of service |
JP2017204170A (en) * | 2016-05-12 | 2017-11-16 | キヤノン株式会社 | Image processing device and image processing method |
GB2551351B (en) | 2016-06-14 | 2019-05-08 | Imagination Tech Ltd | Executing memory requests out of order |
US10353819B2 (en) * | 2016-06-24 | 2019-07-16 | Qualcomm Incorporated | Next line prefetchers employing initial high prefetch prediction confidence states for throttling next line prefetches in a processor-based system |
KR20180069960A (en) * | 2016-12-15 | 2018-06-26 | 에스케이하이닉스 주식회사 | Memory system and method thereof |
KR20180090039A (en) * | 2017-02-02 | 2018-08-10 | 에스케이하이닉스 주식회사 | Data storage device and operating method thereof |
JP2018205859A (en) * | 2017-05-31 | 2018-12-27 | キヤノン株式会社 | Memory controller and control method therefor |
CN107770620B (en) * | 2017-09-21 | 2020-10-30 | 广州视源电子科技股份有限公司 | Request information response method, system and readable storage medium |
US10419265B2 (en) | 2017-11-29 | 2019-09-17 | Bank Of America Corporation | Request processing system using a combining engine |
US10425456B2 (en) | 2017-11-29 | 2019-09-24 | Bank Of America Corporation | Request processing system using a splitting engine |
CN108335719A (en) * | 2018-02-24 | 2018-07-27 | 上海兆芯集成电路有限公司 | Capability evaluating device and performance estimating method |
US11874782B1 (en) * | 2018-07-20 | 2024-01-16 | Robert Gezelter | Fast mass storage access for digital computers |
CN109683963A (en) * | 2018-12-10 | 2019-04-26 | 深圳忆联信息系统有限公司 | The output method that reorders, device and computer equipment based on more order inputs |
TWI701554B (en) * | 2018-12-13 | 2020-08-11 | 英屬維京群島商鯨鏈先進股份有限公司 | Circuit system adapted to hash algorithm |
US10951549B2 (en) | 2019-03-07 | 2021-03-16 | Mellanox Technologies Tlv Ltd. | Reusing switch ports for external buffer network |
CN110046053B (en) | 2019-04-19 | 2021-11-12 | 上海兆芯集成电路有限公司 | Processing system for distributing tasks and access method thereof |
CN110083388B (en) * | 2019-04-19 | 2021-11-12 | 上海兆芯集成电路有限公司 | Processing system for scheduling and access method thereof |
CN110083387B (en) | 2019-04-19 | 2021-11-12 | 上海兆芯集成电路有限公司 | Processing system using polling mechanism and access method thereof |
CN110058931B (en) | 2019-04-19 | 2022-03-22 | 上海兆芯集成电路有限公司 | Processing system for task scheduling and acceleration method thereof |
CN110032453B (en) | 2019-04-19 | 2022-05-03 | 上海兆芯集成电路有限公司 | Processing system for task scheduling and distribution and acceleration method thereof |
US11093404B2 (en) * | 2019-10-14 | 2021-08-17 | EMC IP Holding Company LLC | Efficient pre-fetching on a storage system |
GB2588618B (en) * | 2019-10-29 | 2022-04-20 | Advanced Risc Mach Ltd | Methods and apparatus for issuing memory access commands |
US11481152B2 (en) * | 2019-12-30 | 2022-10-25 | Micron Technology, Inc. | Execution of commands addressed to a logical block |
CN113377277A (en) * | 2020-03-09 | 2021-09-10 | 伊姆西Ip控股有限责任公司 | Method, apparatus and computer program product for managing memory |
US11727421B1 (en) | 2020-09-21 | 2023-08-15 | Cboe Exchange, Inc | System and method for implementing a system execution delay in response to liquidity removal for resting orders |
US11558316B2 (en) | 2021-02-15 | 2023-01-17 | Mellanox Technologies, Ltd. | Zero-copy buffering of traffic of long-haul links |
WO2022174367A1 (en) * | 2021-02-18 | 2022-08-25 | Micron Technology, Inc. | Improved implicit ordered command handling |
CN114036096A (en) * | 2021-11-04 | 2022-02-11 | 珠海一微半导体股份有限公司 | Read controller based on bus interface |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5522059A (en) * | 1992-11-26 | 1996-05-28 | Nec Corporation | Apparatus for multiport memory access control unit with plurality of bank busy state check mechanisms employing address decoding and coincidence detection schemes |
US5630096A (en) * | 1995-05-10 | 1997-05-13 | Microunity Systems Engineering, Inc. | Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order |
US6385708B1 (en) * | 1998-11-16 | 2002-05-07 | Infineon Technologies Ag | Using a timing-look-up-table and page timers to determine the time between two consecutive memory accesses |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3735354A (en) | 1972-04-07 | 1973-05-22 | Sperry Rand Corp | Multiplexed memory request interface |
JP3157507B2 (en) * | 1990-03-14 | 2001-04-16 | 日本電気株式会社 | Data processing device |
US5537572A (en) | 1992-03-31 | 1996-07-16 | Vlsi Technology, Inc. | Cache controller and method for dumping contents of a cache directory and cache data random access memory (RAM) |
US5461718A (en) | 1992-04-24 | 1995-10-24 | Digital Equipment Corporation | System for sequential read of memory stream buffer detecting page mode cycles availability fetching data into a selected FIFO, and sending data without aceessing memory |
US5664153A (en) | 1993-04-21 | 1997-09-02 | Intel Corporation | Page open/close scheme based on high order address bit and likelihood of page access |
US5388247A (en) | 1993-05-14 | 1995-02-07 | Digital Equipment Corporation | History buffer control to reduce unnecessary allocations in a memory stream buffer |
US5630099A (en) | 1993-12-10 | 1997-05-13 | Advanced Micro Devices | Non-volatile memory array controller capable of controlling memory banks having variable bit widths |
US5638374A (en) * | 1995-03-15 | 1997-06-10 | Hughes Electronics | Enhanced transaction reservation |
US5701434A (en) | 1995-03-16 | 1997-12-23 | Hitachi, Ltd. | Interleave memory controller with a common access queue |
US6204864B1 (en) | 1995-06-07 | 2001-03-20 | Seiko Epson Corporation | Apparatus and method having improved memory controller request handler |
US5692165A (en) | 1995-09-12 | 1997-11-25 | Micron Electronics Inc. | Memory controller with low skew control signal |
US5872822A (en) | 1995-10-26 | 1999-02-16 | Mcdata Corporation | Method and apparatus for memory sequencing |
US6061759A (en) | 1996-02-09 | 2000-05-09 | Apex Semiconductor, Inc. | Hidden precharge pseudo cache DRAM |
US5907863A (en) | 1996-08-16 | 1999-05-25 | Unisys Corporation | Memory control unit using preloaded values to generate optimal timing of memory control sequences between different memory segments |
US6272600B1 (en) * | 1996-11-15 | 2001-08-07 | Hyundai Electronics America | Memory request reordering in a data processing system |
JPH10191236A (en) | 1996-12-25 | 1998-07-21 | Nec Corp | Image processor and image data memory arranging method |
US5848025A (en) | 1997-06-30 | 1998-12-08 | Motorola, Inc. | Method and apparatus for controlling a memory device in a page mode |
US5983325A (en) | 1997-12-09 | 1999-11-09 | Advanced Micro Devices, Inc. | Dataless touch to open a memory page |
US6052134A (en) | 1997-12-22 | 2000-04-18 | Compaq Computer Corp. | Memory controller and method for dynamic page management |
US6052756A (en) | 1998-01-23 | 2000-04-18 | Oki Electric Industry Co., Ltd. | Memory page management |
US6295592B1 (en) | 1998-07-31 | 2001-09-25 | Micron Technology, Inc. | Method of processing memory requests in a pipelined memory controller |
US6434684B1 (en) | 1998-09-03 | 2002-08-13 | Micron Technology, Inc. | Method and apparatus for coupling signals across different clock domains, and memory device and computer system using same |
US6108795A (en) | 1998-10-30 | 2000-08-22 | Micron Technology, Inc. | Method for aligning clock and data signals received from a RAM |
US6212611B1 (en) * | 1998-11-03 | 2001-04-03 | Intel Corporation | Method and apparatus for providing a pipelined memory controller |
US6510474B1 (en) * | 1998-11-16 | 2003-01-21 | Infineon Technologies Ag | Methods and apparatus for re-reordering command and data packets in order to restore an original order of out-of-order memory requests |
US6212598B1 (en) | 1998-11-30 | 2001-04-03 | Micron Technology, Inc. | Controlling a paging policy based on a requestor characteristic |
US6295586B1 (en) | 1998-12-04 | 2001-09-25 | Advanced Micro Devices, Inc. | Queue based memory controller |
US6181638B1 (en) | 1998-12-07 | 2001-01-30 | Micron Technology, Inc. | Method for receiving data from a synchronous random access memory |
US6389529B1 (en) | 1999-06-25 | 2002-05-14 | International Business Machines Corporation | Method for alternate preferred time delivery of load data |
JP2001022529A (en) * | 1999-06-30 | 2001-01-26 | Internatl Business Mach Corp <Ibm> | Disk drive device and its controlling method |
US6330647B1 (en) | 1999-08-31 | 2001-12-11 | Micron Technology, Inc. | Memory bandwidth allocation based on access count priority scheme |
US6275913B1 (en) | 1999-10-15 | 2001-08-14 | Micron Technology, Inc. | Method for preserving memory request ordering across multiple memory controllers |
JP2001154913A (en) * | 1999-11-30 | 2001-06-08 | Hitachi Ltd | Main storage control unit |
US6735677B1 (en) | 2001-04-30 | 2004-05-11 | Lsi Logic Corporation | Parameterizable queued memory access system |
US7242690B2 (en) | 2002-03-05 | 2007-07-10 | Hewlett-Packard Development Company, L.P. | System for performing input processing on a data packet |
-
2002
- 2002-05-14 US US10/143,896 patent/US7149857B2/en not_active Expired - Lifetime
-
2003
- 2003-05-14 EP EP03753034A patent/EP1540485B1/en not_active Expired - Lifetime
- 2003-05-14 AT AT03753034T patent/ATE456094T1/en not_active IP Right Cessation
- 2003-05-14 KR KR10-2004-7018434A patent/KR20050005481A/en not_active Application Discontinuation
- 2003-05-14 JP JP2004505842A patent/JP2005525652A/en not_active Withdrawn
- 2003-05-14 AU AU2003232136A patent/AU2003232136A1/en not_active Abandoned
- 2003-05-14 KR KR1020067017435A patent/KR100724557B1/en active IP Right Grant
- 2003-05-14 CN CNB038167735A patent/CN100527107C/en not_active Expired - Lifetime
- 2003-05-14 WO PCT/US2003/015184 patent/WO2003098392A2/en active Application Filing
- 2003-05-14 DE DE60331081T patent/DE60331081D1/en not_active Expired - Lifetime
-
2006
- 2006-11-28 US US11/604,906 patent/US7620789B2/en not_active Expired - Lifetime
-
2008
- 2008-05-28 JP JP2008140086A patent/JP4742116B2/en not_active Expired - Fee Related
-
2009
- 2009-10-23 US US12/604,579 patent/US8639902B2/en not_active Expired - Lifetime
-
2014
- 2014-01-27 US US14/165,423 patent/US9904489B2/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5522059A (en) * | 1992-11-26 | 1996-05-28 | Nec Corporation | Apparatus for multiport memory access control unit with plurality of bank busy state check mechanisms employing address decoding and coincidence detection schemes |
US5630096A (en) * | 1995-05-10 | 1997-05-13 | Microunity Systems Engineering, Inc. | Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order |
US6385708B1 (en) * | 1998-11-16 | 2002-05-07 | Infineon Technologies Ag | Using a timing-look-up-table and page timers to determine the time between two consecutive memory accesses |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6992750B2 (en) | 2016-06-29 | 2022-01-13 | ソニーグループ株式会社 | Memory controller, memory system and information processing system |
Also Published As
Publication number | Publication date |
---|---|
KR20060108357A (en) | 2006-10-17 |
ATE456094T1 (en) | 2010-02-15 |
CN1669011A (en) | 2005-09-14 |
US7620789B2 (en) | 2009-11-17 |
US20070101075A1 (en) | 2007-05-03 |
AU2003232136A8 (en) | 2003-12-02 |
JP4742116B2 (en) | 2011-08-10 |
JP2008204487A (en) | 2008-09-04 |
US7149857B2 (en) | 2006-12-12 |
EP1540485A2 (en) | 2005-06-15 |
US9904489B2 (en) | 2018-02-27 |
DE60331081D1 (en) | 2010-03-11 |
US20100100670A1 (en) | 2010-04-22 |
KR100724557B1 (en) | 2007-06-04 |
EP1540485B1 (en) | 2010-01-20 |
JP2005525652A (en) | 2005-08-25 |
US20140223116A1 (en) | 2014-08-07 |
WO2003098392A2 (en) | 2003-11-27 |
US8639902B2 (en) | 2014-01-28 |
US20030217239A1 (en) | 2003-11-20 |
KR20050005481A (en) | 2005-01-13 |
AU2003232136A1 (en) | 2003-12-02 |
CN100527107C (en) | 2009-08-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2003098392A3 (en) | Out of order dram sequencer | |
WO2004055667A3 (en) | System and method for data prefetching | |
WO2006026017A3 (en) | Memory system and method having uni-directional data buses | |
WO2002073619A3 (en) | System latency levelization for read data | |
WO2011126625A3 (en) | Scheduling memory access requests using predicted memory timing and state information | |
CA2245106A1 (en) | Method and system for input/output control in a multiprocessor system utilizing simultaneous variable-width bus access | |
TW200513851A (en) | Prefetch command control method, prefetch command control apparatus and cache memory control apparatus | |
WO2006078002A3 (en) | Method and apparatus for providing synchronization of shared data | |
AU4576101A (en) | Enhanced memory algorithmic processor architecture for multiprocessor computer systems | |
AU2003294679A8 (en) | Read-write switching method for a memory controller | |
WO2003025757A3 (en) | Method and apparatus for decoupling tag and data accesses in a cache memory | |
WO2002017327A3 (en) | Memory device having posted write per command | |
TW200609727A (en) | Method and apparatus for dynamic hosting partition page assignment | |
US20180357009A1 (en) | Memory control circuit and memory control method | |
WO2004072774A3 (en) | Double data rate memory interface | |
WO2000065436A3 (en) | Computer system with graphics engine | |
WO2006039040A3 (en) | Data processing system with bus access retraction | |
WO2003090231A3 (en) | Method of performing access to a single-port memory device, memory access device, integrated circuit device and method of use of an integrated circuit device | |
WO2004010279A3 (en) | Method, system, and program for returning data to read requests received over a bus | |
DE60026836D1 (en) | ARRANGEMENT AND METHOD FOR A PANEL CONTROL ARCHITECTURE | |
EP1271543A3 (en) | Method and system for fast memory access | |
WO2002037284A3 (en) | Pipelined multi-access memory apparatus and method | |
JP2006331252A (en) | Bus bridge system | |
SE9901743D0 (en) | Method and computer system for improved memory accessing by a DMA unit | |
JP2015014872A (en) | Data processing device, data processing method, and program |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020047018434 Country of ref document: KR Ref document number: 2004505842 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003753034 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020047018434 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038167735 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2003753034 Country of ref document: EP |