WO2004023453A1 - Driving method, driving circuit and driving apparatus for a display system - Google Patents
Driving method, driving circuit and driving apparatus for a display system Download PDFInfo
- Publication number
- WO2004023453A1 WO2004023453A1 PCT/IB2003/003519 IB0303519W WO2004023453A1 WO 2004023453 A1 WO2004023453 A1 WO 2004023453A1 IB 0303519 W IB0303519 W IB 0303519W WO 2004023453 A1 WO2004023453 A1 WO 2004023453A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- address
- memory
- line
- video data
- driving circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
Definitions
- the invention relates to a method of operating a driving circuit for a display system, wherein a sequence of writing and/or reading video data in to and/or from a memory is controlled by means of an address sequencer, each of the memory addresses for said video data generated in the address sequencer being composed of a picture line address part or line pointer and an address part for a pixel on said picture line.
- This method is applied in display systems such as Cathode Ray Tubes (CRT), Plasma Discharge Panels (PDP), Liquid Crystal Displays (LCD), and one-panel Liquid Crystal on Silicon (LCOS). All of them require different addressing sequences.
- Frame memories are widely used as driving circuits for these display systems. External or embedded static or dynamic random access memories (SRAM's or DRAM's) are often used as frame memories for re-ordering video information. Sequencers normally control the order of reading and writing. If the driving circuit is supposed to work with different resolutions, e.g. zooming or split-screen monitoring, or is to be able to drive different kinds of the above- mentioned displays, a flexible addressing of the frame memory is needed for re-ordering pixel data.
- SRAM's or DRAM's static or dynamic random access memories
- the driving circuit must be flexible enough to generate sequences such as interlaced sequences and color sequential sequences, and flexible enough to handle design changes, for example in the optical layout of the LCOS system.
- a possible solution may be found in the design of the sequencer in the form of a number of counters combined with logic.
- the difficulty thereof is that this is basically a non-flexible solution.
- the different sequences to be produced have to be known in advance to guarantee a coverage of all required solutions.
- Another possible solution may be a sequence table approach, wherein the whole sequence is stored into a random access memory that is part of the sequencer.
- This solution offers all the required flexibility in principle.
- Such a solution is known from US patent 5,587,962.
- This patent specification discloses a device with a frame memory circuit which permits limited random access and is used to perform a wide variety of special-effect video applications.
- the frame memory circuit of this device stores and provides streams of data and supports both serial access and random access.
- a data input of a random access memory array couples to a data buffer, so that the data buffer may synchronize operation of the memory array with the streams of data.
- An address input of the random access memory array couples to one address sequencer, which generates a sequence of memory addresses that are successively applied to the memory array.
- An address buffer register also couples to the address sequencer.
- US patent 5,587,962 provides a memory circuit which serves as a frame memory and permits special effects like zoom or split-screen and other effects to be performed efficiently.
- the memory circuit represents a single-chip integrated circuit that contains 2 20 bits of memory storage organized as 262,144 four bit wide words with special write and read access arrangements.
- the memory circuit generally operates in a serial access mode for both write and read operations, but has particular features which permit random access for writing or reading of the memory circuit on a limited scale.
- the memory circuit includes a serial pixel data input, which supplies four bits of data per pixel.
- the serial pixel data input couples to an input port of a write serial latch, and an output port of the write serial latch couples to an input port of a write register.
- An output port of the write register couples to a data input port of a memory array.
- the memory array is a dynamic random access memory array containing
- a data output port of the memory array couples to a data input port of a read register, and a data output port of a read register couples to a data input port of a read serial latch.
- the arbitration and control circuit passes an address generated by the address generator to the memory array so that the data may be written into the memory array, but a delay may occur due to refresh operations or read accesses to the memory array. Accordingly, the arbitration and control circuit may additionally contain storage devices so that addresses generated by address generators are not lost when immediate access to the memory array is blocked.
- US patent 5,587,962 discloses a table-based solution. The solution is table-based because the whole sequence is stored on a DRAM memory array that is part of the frame memory circuit.
- the solution offers all the required flexibility in principle.
- this solution has the disadvantage that the size of the table must be relatively large.
- an UXGA-based LCOS design has 1200 lines, so the table has to have 1200 entries of, in practice, 21 bit each, resulting in a table of about 25 kbits.
- the object of the invention is provide a method of operating a driving circuit with a sequencer as described in the opening paragraph which has the flexibility of the above table-based sequencer but is less expensive.
- this method is characterized in that switching means operate the driving circuit alternately in a first mode wherein the address sequencer generates addresses for the video data in the memory by combining line pointers from a block of line pointers in address table register means with the output of pixel counting means and in a second mode wherein a block of line pointers from a full table of line pointers in said memory is downloaded into said address table register means.
- switching means operate the driving circuit alternately in a first mode wherein the address sequencer generates addresses for the video data in the memory by combining line pointers from a block of line pointers in address table register means with the output of pixel counting means and in a second mode wherein a block of line pointers from a full table of line pointers in said memory is downloaded into said address table register means.
- This driving circuit comprises a memory for video data to be displayed and coupled thereto an address sequencer for controlling the sequence of writing and/or reading the video data in said memory, and is characterized in that the memory contains a full table of line pointers, each line pointer being part of a memory address for video data, and in that the address sequencer is provided with address table register means for a block of line pointers from said table of line pointers, means for successively updating the address table register means with subsequent blocks of line pointers, and pixel counting means, the output of which in combination with the consecutive line pointers from the address table register means determines the addresses for said video data.
- switching means are provided by which alternately memory addresses for video data are generated in a first mode in the address sequencer, and in a second mode the address table register is updated with a next block of line pointers.
- the full table of line pointers for different sequences of video data to be displayed will be incorporated in the memory.
- the invention also relates to an apparatus for displaying images comprising a display system and a driving circuit as described above.
- the invention further relates to an algorithm for processing addresses in said driving circuit and said apparatus.
- the invention also relates to a computer program capable of running on signal processing means in said driving circuit, and to an information carrier containing said computer program.
- FIG. 1 shows the system setup of a driving circuit for a display according to the invention in normal operation
- Fig. 2 shows the system setup of the driving circuit for address transfer
- Fig. 3 shows a flow diagram for the method used during normal operation
- Fig. 4 shows a flow diagram for the method used during reading of a table block from the main memory into the address table register;
- Fig. 5 shows a flow diagram for the method used, illustrating the repeatedly executed address table block transfer
- Fig. 6 shows an apparatus provided with a driving circuit according to the invention.
- Fig. 1 shows the system setup of a driving circuit for a display in normal operation, comprising a main memory 1 and an address sequencer 2.
- the main memory 1 includes a frame memory 3.
- Video data is stored in the frame memory 3 in a first sequence and read out therefrom in a second sequence.
- the frame memory addresses therefore, are generated by the address sequencer 2.
- the video data is formed by progressive video signals with one component, the luminance (Y) component, which signals for the sake of simplicity are supposed to be written sequentially and read out in an interlaced or color-sequential manner.
- an interlaced signal could be converted into a progressive signal by applying the present invention.
- the address sequencer 2 is provided with an address table register 4 containing a table of line pointers. These line pointers form part of the frame memory addresses, indicating line addresses. During normal operation, consecutive line pointers are read out from the address table register 4 by a line counter 5 and supplied to a first input of an adder 6. A pixel counter 7 is coupled to the second input of the adder 6. The consecutive output signals of the adder 6 represent the frame memory addresses for the frame memory 3. The consecutive frame memory addresses determine the sequence in which video signals stored in the frame memory 3 are read out therefrom or the sequence in which video signals supplied to the frame memory 3 are stored therein.
- the line counter 5 runs from 0 to 479; if one line contains 720 pixels, the pixel counter 7 runs from 0 to 719.
- the address table register 4 contains 480 line addresses of usually 21 bits, a table of about 10 kbit will be necessary, which is relatively expensive. With a display of 1200 lines and an address table register 4 containing 1200 line addresses of 21 bits, a table of about 25 kbits will be necessary. According to the invention, the number of line pointers in the address table register 4 is limited, for example to 32; this results in an address table of about 0.7 kbit. So, the address table register 4 can only contain blocks of line pointers.
- Fig. 2 shows the system setup for address transfer.
- the address sequencer 2 reads a new block of line pointers from the main memory 1 , i.e. a next block of line pointers is downloaded into the address table register 4.
- This requires a base address register 9, containing the base address or start address for a block of line pointers in the main memory 1, and an address counter 10.
- These addresses represent an index for the line pointers in the frame memory 3. This index is as large as the number of lines of the display.
- Fig. 3 shows the flow diagram for the method used during normal operation.
- Fig. 4 shows the reading of a block of line pointers from the main memory 1 into the address table register 4.
- the base address is successively increased by 1 (JH+l)' and the corresponding line pointers are read from the main memory 1 into the address table register 4. This loop continues until the last line pointer of the block of line pointers has been downloaded into the address table register 4.
- Fig. 5 shows the flow diagram for the method used, illustrating the repeatedly executed address table block transfer.
- the loop for video data transfer starts.
- First block 1 is read from the main memory 1 into the address table register 4.
- video data corresponding to block 1 is transferred to the display.
- next blocks of line pointers are downloaded, and the video data corresponding to these blocks are transferred.
- the loop is finished.
- Fig. 6 shows an apparatus 100 for displaying images, comprising the driving circuit according to the invention.
- the apparatus 100 comprises a display 101, a main memory 1 with a frame memory 3, and an address sequencer 2.
- the display 101 is chosen from the group consisting of CRT, PDP, and one-panel LCOS.
- the address sequencer 2 and the frame memory 3 are coupled for bidirectional data transfer, for example using a standard interface 102.
- the main memory 1 is also coupled to the display 101 for the transfer of video data.
- the address sequencer is composed of a picture line address part or line pointer and an address part for the pixels on a picture line.
- the line pointer relates to a full address line and the pixel address part to all the pixels of a picture line.
- the line pointer relates to part of a picture line, for example half a picture line; in that case the pixel address part relates only to the pixels of half a picture line, too.
- the line pointer may relate to more than one, for example two picture lines; in that case the pixel address part relates to the pixels of two picture lines.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03793942A EP1540643A1 (en) | 2002-09-09 | 2003-08-06 | Driving method, driving circuit and driving apparatus for a display system |
JP2004533709A JP4987230B2 (en) | 2002-09-09 | 2003-08-06 | Driving method, driving circuit, and driving apparatus for display system |
AU2003255891A AU2003255891A1 (en) | 2002-09-09 | 2003-08-06 | Driving method, driving circuit and driving apparatus for a display system |
US10/527,098 US8026921B2 (en) | 2002-09-09 | 2003-08-06 | Driving method, driving circuit and driving apparatus for a display system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02078657 | 2002-09-09 | ||
EP02078657.0 | 2002-09-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004023453A1 true WO2004023453A1 (en) | 2004-03-18 |
Family
ID=31970396
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2003/003519 WO2004023453A1 (en) | 2002-09-09 | 2003-08-06 | Driving method, driving circuit and driving apparatus for a display system |
Country Status (6)
Country | Link |
---|---|
US (1) | US8026921B2 (en) |
EP (1) | EP1540643A1 (en) |
JP (1) | JP4987230B2 (en) |
CN (1) | CN100430999C (en) |
AU (1) | AU2003255891A1 (en) |
WO (1) | WO2004023453A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090058864A1 (en) * | 2007-08-28 | 2009-03-05 | Mediatek Inc. | Method and system for graphics processing |
JP2010039503A (en) * | 2008-07-31 | 2010-02-18 | Panasonic Corp | Serial memory device and signal processing system |
CN110460784B (en) | 2019-08-19 | 2022-02-25 | 京东方科技集团股份有限公司 | Display channel switching method and module, display driving device and display equipment |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2176979A (en) * | 1985-06-06 | 1987-01-07 | Aston Electronic Designs Ltd | Video signal manipulation system |
US5587962A (en) * | 1987-12-23 | 1996-12-24 | Texas Instruments Incorporated | Memory circuit accommodating both serial and random access including an alternate address buffer register |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3048153B2 (en) * | 1987-12-23 | 2000-06-05 | テキサス インスツルメンツ インコーポレイテツド | Memory circuit and method of storing data stream |
DE69025439T2 (en) | 1989-07-28 | 1996-07-18 | Texas Instruments Inc | Graphic display system with a divided serial register |
US5170251A (en) | 1991-05-16 | 1992-12-08 | Sony Corporation Of America | Method and apparatus for storing high definition video data for interlace or progressive access |
JPH07271345A (en) * | 1994-03-29 | 1995-10-20 | Sony Corp | Image display device |
JPH07311567A (en) * | 1994-05-17 | 1995-11-28 | Sega Enterp Ltd | Method and device for outputting image |
US5585863A (en) * | 1995-04-07 | 1996-12-17 | Eastman Kodak Company | Memory organizing and addressing method for digital video images |
US5784331A (en) | 1996-12-31 | 1998-07-21 | Sgs-Thomson Microelectronics, Inc. | Multiple access memory device |
US5781903A (en) | 1996-12-31 | 1998-07-14 | Cadence Design Systems, Inc. | System and method for reordering lookup table entries when table address bits are inverted |
US5864838A (en) | 1996-12-31 | 1999-01-26 | Cadence Design Systems, Inc. | System and method for reordering lookup table entries when table address bits are reordered |
US6356314B1 (en) | 1997-03-10 | 2002-03-12 | Komatsu Ltd. | Image synthesizing device and image conversion device for synthesizing and displaying an NTSC or other interlaced image in any region of a VCA or other non-interlaced image |
JPH10268853A (en) * | 1997-03-21 | 1998-10-09 | Seiko Epson Corp | Image display device |
US6366287B1 (en) * | 1997-05-28 | 2002-04-02 | U.S. Philips Corporation | Display device including a cache memory having a plurality of memory segments |
US5973664A (en) * | 1998-03-19 | 1999-10-26 | Portrait Displays, Inc. | Parameterized image orientation for computer displays |
US6262751B1 (en) * | 1998-10-26 | 2001-07-17 | Seiko Epson Corporation | Hardware rotation of an image on a computer display |
JP3883801B2 (en) * | 2000-10-19 | 2007-02-21 | 三洋電機株式会社 | Image data output device |
DE60238519D1 (en) * | 2001-01-12 | 2011-01-20 | Nxp Bv | UNIT AND METHOD FOR MEMORY ADDRESS TRANSLATION AND IMAGE PROCESSING DEVICE WITH SUCH A UNIT |
US6904473B1 (en) * | 2002-05-24 | 2005-06-07 | Xyratex Technology Limited | Direct memory access controller and method of filtering data during data transfer from a source memory to a destination memory |
-
2003
- 2003-08-06 CN CNB038213214A patent/CN100430999C/en not_active Expired - Fee Related
- 2003-08-06 JP JP2004533709A patent/JP4987230B2/en not_active Expired - Fee Related
- 2003-08-06 WO PCT/IB2003/003519 patent/WO2004023453A1/en active Application Filing
- 2003-08-06 AU AU2003255891A patent/AU2003255891A1/en not_active Abandoned
- 2003-08-06 US US10/527,098 patent/US8026921B2/en not_active Expired - Fee Related
- 2003-08-06 EP EP03793942A patent/EP1540643A1/en not_active Withdrawn
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2176979A (en) * | 1985-06-06 | 1987-01-07 | Aston Electronic Designs Ltd | Video signal manipulation system |
US5587962A (en) * | 1987-12-23 | 1996-12-24 | Texas Instruments Incorporated | Memory circuit accommodating both serial and random access including an alternate address buffer register |
Non-Patent Citations (1)
Title |
---|
See also references of EP1540643A1 * |
Also Published As
Publication number | Publication date |
---|---|
CN100430999C (en) | 2008-11-05 |
US20060033726A1 (en) | 2006-02-16 |
JP4987230B2 (en) | 2012-07-25 |
US8026921B2 (en) | 2011-09-27 |
AU2003255891A1 (en) | 2004-03-29 |
JP2005538399A (en) | 2005-12-15 |
EP1540643A1 (en) | 2005-06-15 |
CN1682274A (en) | 2005-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5933154A (en) | Multi-panel video display control addressing of interleaved frame buffers via CPU address conversion | |
US5142276A (en) | Method and apparatus for arranging access of vram to provide accelerated writing of vertical lines to an output display | |
US5587726A (en) | Method and apparatus for increasing the speed of operation of a double buffered display system | |
JP2853868B2 (en) | Flat panel display system | |
US6067071A (en) | Method and apparatus for expanding graphics images for LCD panels | |
EP0530762A2 (en) | DMD display system controller | |
US7589745B2 (en) | Image signal processing circuit and image display apparatus | |
EP0398510A2 (en) | Video random access memory | |
JP3271151B2 (en) | Digital video data storage | |
US7643038B2 (en) | Virtual device buffer for embedded device | |
US8026921B2 (en) | Driving method, driving circuit and driving apparatus for a display system | |
IE53301B1 (en) | A crt display device with a picture-rearranging circuit | |
US5929868A (en) | Method and apparatus for computer display memory management | |
KR100472478B1 (en) | Method and apparatus for controlling memory access | |
JPH08211849A (en) | Display control device | |
JP2001136412A (en) | Gamma correction circuit for a plurality of video display devices | |
JP2609628B2 (en) | Memory address controller | |
JP3303923B2 (en) | Image display control device and image display control method | |
JP3265791B2 (en) | OHP display device | |
JPH0830254A (en) | Display effect generation circuit | |
GB2290207A (en) | Image display system | |
JP2005055891A (en) | Method and equipment for alleviating requirements to transmit system for transmitting image data to display | |
JPH05313645A (en) | Image composing and display device | |
JPH0453991A (en) | Liquid crystal display controller | |
JPH10207435A (en) | Picture display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003793942 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004533709 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038213214 Country of ref document: CN |
|
ENP | Entry into the national phase |
Ref document number: 2006033726 Country of ref document: US Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10527098 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2003793942 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 10527098 Country of ref document: US |