WO2004038908A2 - Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation - Google Patents

Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation Download PDF

Info

Publication number
WO2004038908A2
WO2004038908A2 PCT/US2003/031634 US0331634W WO2004038908A2 WO 2004038908 A2 WO2004038908 A2 WO 2004038908A2 US 0331634 W US0331634 W US 0331634W WO 2004038908 A2 WO2004038908 A2 WO 2004038908A2
Authority
WO
WIPO (PCT)
Prior art keywords
crystal oscillator
power supply
frequency
voltage
series
Prior art date
Application number
PCT/US2003/031634
Other languages
French (fr)
Other versions
WO2004038908A3 (en
Inventor
Gregory Jay Delmann
John C. Gord
Paul D. Derocco
Original Assignee
Alfred E. Mann Foundation For Scientific Research
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alfred E. Mann Foundation For Scientific Research filed Critical Alfred E. Mann Foundation For Scientific Research
Priority to AU2003279844A priority Critical patent/AU2003279844A1/en
Priority to EP03773172A priority patent/EP1554010B1/en
Publication of WO2004038908A2 publication Critical patent/WO2004038908A2/en
Publication of WO2004038908A3 publication Critical patent/WO2004038908A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S323/00—Electricity: power supply or regulation systems
    • Y10S323/911—Medical electronics

Definitions

  • the present invention is generally directed to crystal oscillators and in particular to the use of crystal oscillators in applications that require low power consumption, e.g., a battery-powered implantable medical device, and applications that require low noise, e.g., communication systems, and systems for selectively achieving both low power consumption and low noise generation.
  • low power consumption e.g., a battery-powered implantable medical device
  • low noise e.g., communication systems, and systems for selectively achieving both low power consumption and low noise generation.
  • the present invention relates to systems and in particular communication systems which require the use of a crystal oscillator for controlling communication rates and/or modulation.
  • the crystal oscillator and/or a power supply for the crystal oscillator must have any noise generation be minimized to thus maximize the signal-to-noise ratio for the transmitted signal and to maximize the capability to detect and demodulate a low signal-to-noise level receive signal.
  • a communication system resides in a battery-powered system, it additionally becomes desirable to minimize power consumption whenever possible.
  • the battery-powered system is implantable and miniaturized, the need to minimize power consumption is further exacerbated.
  • implantable devices are preferably powered from rechargeable batteries.
  • the time between rechargings is potentially limited. Accordingly, power conservation techniques to extend the battery life of such devices are particularly desirable.
  • the present invention is thus directed to a multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation to thus achieve desired battery life and communication performances suitable for such an implantable device.
  • the present invention is directed to a multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation.
  • a system is particularly applicable to the communication system of an implantable device, e.g., the microstimulator/sensor device described in U.S. Patent Nos. 6,164,284; 6,185,452; 6,472,991; and the like.
  • their small size an axial dimension of less than 60 mm and a lateral dimension of less than 6 mm limits the size of the battery contained within and thus makes it essential to minimize power consumption. Additionally, the small size and battery capacity result in a limited amount of transmission power.
  • embodiments of the present invention alternatively supply power to a crystal oscillator in either a first mode that minimizes power consumption or a second mode that minimizes noise generation.
  • a crystal oscillator system configured for alternatively minimizing power consumption or noise generation, comprises: (1) a crystal oscillator; (2) a first power supply for powering the crystal oscillator in a first mode of operation, wherein the first power supply operates as a switching downconverter to minimize power consumption; (3) a second power supply for powering the crystal oscillator in a second mode of operation, wherein the second power supply operates as a series downconverter to minimize noise generation; and (4) mode switching circuitry for alternatively powering the crystal oscillator from the first or the second power supply according to desired system parameters.
  • the crystal oscillator system is of particular value when used in a communication system operating according to a communication protocol wherein the communication protocol is configured to have a majority of its time dedicated to intermessage delay portions between transmit and/or receive message portions (see, for example, U.S. Patent No. 6,472,991, which is incorporated by reference herein in its entirety) and whereby the mode switching circuitry selects the second mode of operation during the transmit and/or receive message portions and the mode switching circuitry selects the first mode of operation during the intermessage delay portions.
  • the crystal oscillator additionally includes circuitry for adjusting the operating frequency of the crystal oscillator. In a preferred implementation, this adjustment is accomplished by coupling a programmable capacitance to at least one node of the crystal of the crystal oscillator.
  • FIG. 1 is a simplified timing diagram of an exemplary communication protocol having temporally displaced receive and transmit portions.
  • these relatively small receive and transmit portions are separated by relatively large intermessage delay portions.
  • FIG. 2 comprises a simplified block diagram of a master controller which periodically communicates with a plurality of slaves across a bidirectional, half- duplex communication link.
  • FIG. 3 comprises a block diagram of an oscillator system of the present invention wherein an oscillator, preferably low power, is powered from at least two power supplies, a first one that minimizes power consumption that is used during the intermessage delay portions and a second one that minimizes noise generation that is used during the transmit and/or receive message portions.
  • FIG. 4A shows a simplified example of a switching downconverter, suitable for use with the system of FIG. 3, which comprises a plurality of capacitors and switches for reconfiguring the charge and discharge paths to and from the capacitors to thus form a power efficient downconverter. While such a switching downconverter is relatively power efficient as compared to a series downconverter, such a switching downconverter does generate more noise.
  • FIG. 4B shows the configuration of the capacitors of FIG. 4A when the capacitors are being charged.
  • FIG. 4C shows the configuration of the capacitors of FIG. 4A when the capacitors are being discharged.
  • FIG.4D is a timing diagram of the cycling of the switches within the switching downconverter of FIG. 4A.
  • FIG. 5 shows a simplified block diagram of a programmable capacitance, separated into a coarse and fine range of adjustment, for adjusting the operating frequency of the crystal oscillator by loading down at least one of the connection nodes of the crystal.
  • FIG. 6 shows a simplified flow chart of a closed loop control algorithm for adjusting the frequency of the crystal oscillator in response to an error signal derived from a timing measurement relative to the exemplary communication protocol.
  • FIGS. 7-10 are detailed schematics of a presently preferred implementation of the crystal oscillator system (see FIG. 3) of the present invention (minus the programmable capacitance of FIGS. 11A, 11B, 12-14).
  • FIGS. 11 A, 11B, 12-14 are detailed schematics of a presently preferred implementation of the programmable capacitance of FIG. 3.
  • the present invention is directed to a multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation.
  • a system is particularly applicable to the communication system of an implantable device, e.g., the microstimulator/sensor device described in U.S. Patent Nos. 6,164,284; 6,185,452; 6,472,991 ; and the like.
  • their small size an axial dimension of less than 60 mm and a lateral dimension of less than 6 mm limits the size of the battery contained within and thus makes it essential to minimize power consumption. Additionally, the small size and battery capacity result in a limited amount of transmission power.
  • embodiments of the present invention alternatively supply power to a crystal oscillator in either a first mode that minimizes power consumption or a second mode that minimizes noise generation.
  • a crystal oscillator system configured for alternatively minimizing power consumption or noise generation, comprises: (1) a crystal oscillator; (2) a first power supply for powering the crystal oscillator in a first mode of operation, wherein the first power supply operates as a switching downconverter to minimize power consumption; (3) a second power supply for powering the crystal oscillator in a second mode of operation, wherein the second power supply operates as a series downconverter to minimize noise generation; and (4) mode switching circuitry for alternatively powering the crystal oscillator from the first or the second power supply according to desired system parameters.
  • the crystal oscillator system is of particular use when used in a communication system operating according to a communication protocol wherein the communication protocol is configured to have a majority of its frame time dedicated to intermessage delay portions between transmit and/or receive message portions and whereby the mode switching circuitry selects the second mode of operation during the transmit and/or receive message portions and the mode switching circuitry selects the first mode of operation during the intermessage delay portions.
  • a communication protocol suitable for use with the present invention is described in commonly-owned U.S. Patent No. 6,472,991 (hereinafter referred to as the '991 patent), entitled "Multichannel
  • FIG. 1 is a simplified timing diagram of such an exemplary bidirectional, half- duplex communication protocol 50 having temporally displaced receive 52 and transmit 54 time periods within each frame time 55.
  • these relatively small receive 52 and transmit 54 time periods are separated by a relatively large intermessage delay time periods 56, 58.
  • a master controller 60 (see FIG. 2) periodically sends command/status requests to one or more slaves 62a-62n (see FIG. 2) during receive period 52.
  • Each slave 62 then transmits status/data information back to the master controller 60 during a transmit period 54 where the temporal position of transmit period 54 is defined at least in part by a unique identifier, e.g., a device ID, for each slave 62.
  • a unique identifier e.g., a device ID
  • the timing capability of each slave 62 must be sufficiently precise so that the transmit period 54 for each slave 62 will not overlap or otherwise interfere with another slave 62.
  • the '991 patent teaches that power savings can be achieved by turning off portions of the communication circuitry when they are not needed, e.g., during the intermessage delay portions 56, 58. These power savings can be quite significant due to the relatively small percentage of the frame time 55 that receive and transmit circuitry portions are needed (see time periods 52, 54) versus the intermessage delay portions (see time periods 56, 58).
  • a crystal oscillator is needed and since timing related to the crystal oscillator is used for determining the position of each time period, it must be operational throughout each cycle of the communication protocol 50. Accordingly, it is preferred that the selected crystal oscillator circuit consume relatively small amounts of power. Furthermore, it is preferred that the selected crystal oscillator circuit operate at a low voltage, e.g., preferably below 2 volts (0.9 volts in a preferred implementation). Such a crystal oscillator is described by Eric A. Vittoz, Marc G. R.
  • Such a crystal oscillator (referred to herein as a Vittoz-type oscillator) reduces power by starving out the current needs of its FET circuitry to just above its critical needs during oscillation while providing an initial current startup burst to begin its oscillation.
  • Embodiments of the present invention further reduce the power consumption of the selected oscillator, e.g., a Vittoz-type oscillator, by using a switching mode type of power supply to downconvert a power source to the operating voltage for the oscillator. Additionally, since such a switching mode power supply typically generates noise that could adversely effect communication capabilities, embodiments of the present invention switch to using a series downconverter mode power supply during the transmit 54 and/or receive 52 time periods.
  • a switching mode type of power supply typically generates noise that could adversely effect communication capabilities
  • FIG. 3 comprises a block diagram of an oscillator system 100 of the present invention wherein an oscillator 102, preferably a low power oscillator such as a Vittoz-type oscillator, is powered from at least two power supplies, a first one 104 that minimizes power consumption that is used during the intermessage delay portions 56, 58 and a second one 106 that minimizes noise generation that is used during the transmit 54 and/or receive 52 message portions.
  • an oscillator 102 preferably a low power oscillator such as a Vittoz-type oscillator
  • Oscillator 102 preferably runs off of a low voltage V 0 , e.g., 0.9 volts in a currently preferred implementation, and a low current, typically less than 50 ⁇ a and preferably less than 5 ⁇ a depending upon the programmed amplitude of oscillation to generate a frequency output f out , e.g., 25 MHz, suitable for division to obtain timing and modulation frequencies.
  • V 0 a low voltage
  • f out e.g. 25 MHz
  • Series downconverter mode power supply 106 operates in a conventional manner, e.g., in a constant voltage or current mode, to reduce the voltage V
  • Communication controller 108 operates upon communication signal 110 to retrieve status requests and control data and generates responsive signals 112.
  • the communication controller 110 determines that it is processing the intermessage delay portions 56, 58, it activates the enable switching control line 114 to turn on the switching downconverter 104. Conversely, the enable series control line 116 is activated to turn on the series downconverter 106 during the receive 52 and/or transmit 54 time periods.
  • FIG. 4A shows a simplified example of switching downconverter 104, suitable for use with the system 100 of FIG. 3, which comprises a plurality of capacitors (C ⁇ -C 3 ) and switches (S-
  • FIG. 4D a charging time period 140, capacitors C-i, C 2 , C 3 are charged in series such that each one is charged to a voltage of one third of V
  • Si, S 2 , and S 3 are enabled while all of the other switches are disabled.
  • FIG. 4B shows the configuration of the capacitors of FIG. 4A when the capacitors are being charged.
  • FIG. 4C shows the configuration of the capacitors of FIG. 4A when the capacitors are being discharged.
  • all switches are again disabled during a second inter-switching delay period 146 and then the voltage downconversion cycle 148 recommences.
  • the timing of the voltage downconversion cycle 148 is controlled according to a frequency division (not shown) of the crystal oscillator frequency f out - However, during system startup there is no oscillator frequency available. Accordingly, the oscillator system 100 of the present invention uses the series downconverter 106 to power the oscillator 102 during startup.
  • FIGS. 7-10 are detailed schematics of a presently preferred implementation of the crystal oscillator system 100 (see FIG. 3) of the present invention (minus the programmable capacitance of FIGS. 11 A, 11B, 12-14).
  • FIG. 7 is the overall block diagram of the crystal oscillator system 100 including the crystal oscillator 102 and linear downconverter, i.e., series downconverter 106. Additionally, an output buffer 160 and power sequencing control logic 162 (this function has previously been considered to be a portion of communication controller 108) are additionally shown but the switching downconverter portion 104 of the system is shown in detail in FIG. 10.
  • FIG. 8 shows a detailed schematic of the crystal oscillator 102
  • FIG. 9 shows a detailed schematic of the sequencing control logic 162.
  • the crystal oscillator system 100 additionally includes circuitry for adjusting the frequency of the crystal oscillator 102.
  • the crystal oscillator is essentially comprised of an inverting transconductance amplifier 164 (see FIG. 3) having its current source output connected to a second node 122 of the crystal 124 and a first node 120 of the crystal 124 connected ' to the input of the inverting transconductance amplifier 164. Additionally, capacitors C p ⁇ , C p2 are respectively coupled to connection nodes 120, 122.
  • the crystal 124 has a series resonance frequency which is preferably selected to be slightly below a target frequency (approximately 25 MHz in a preferred implementation).
  • oscillator 102 is configured to operate in a parallel resonance mode in which the crystal 124 oscillates at a frequency above (approximately 0.1% above) the series resonance frequency.
  • the operating frequency of an oscillator operated in a parallel resonance mode is determined by the amount of capacitive loading on the crystal.
  • the highest frequency is initially determined by the parasitic capacitive (C p ⁇ , C p2 ) loading on each of the connection nodes 120, 122 of the crystal 124.
  • the capacitance increases (within limits) on either one of the operating nodes (120 or 122)
  • the operating frequency decreases (nonlinearly) toward the series resonance frequency.
  • the operating frequency of the oscillator 102 may be adjusted by coupling a programmable capacitance to either one of the crystal 124 connection nodes, i.e., node 120 or node 122.
  • the programmable capacitance is formed from a plurality of capacitors C- ⁇ -C N which are selectively combined with a plurality of switches 126, 128, preferably semiconductor switches such as FETs.
  • the selection of which portions of switches 126, 128 are enabled is preferably determined by the output of a latch 130 under control of the communication controller 108 via a data bus 132 and a load clock 134.
  • thermometer encoding due to the correspondence of the sequencing of at least a portion of its enable lines 136- 1 -136N to a conventional thermometer, ensures monoticity. This monoticity simplifies the closed loop control (described later) for controlling the frequency of the crystal oscillator 102.
  • a coarse adjustment 128 (which uses the aforementioned thermometer decoder) is coupled with a fine adjustment 126 to achieve a sufficient range and precision of adjustment.
  • FIGS. 11 A, 11B, 12-14 are detailed schematics of a presently-preferred implementation of the programmable capacitance 118 of FIG. 3.
  • a 12-bit value is used to select the capacitance value with the lower 4 bits, i.e., D0-D3, selecting one of sixteen capacitors ranging from 0.016 pf (picofarads) to 0.031 pf (forming the fine adjustment 126) and the upper 8 bits, i.e., D4-D11, selecting (using a plurality of thermometer decoders) from 1 to 256 capacitors (for forming the coarse adjustment 128), each of which having a value of 0.016 pf.
  • FIG. 11 A shows a plurality of thermometer decoders and associated trim capacitors which comprise an implementation of the coarse switches 128, FIG. 11B shows an implementation of the fine switches 126 and associated capacitors, FIG. 12 shows a simplified schematic of a representative thermometer decoder, FIG. 13 shows a detailed schematic of a representative thermometer decoder, and FIG. 14 shows a detailed schematic of a representative trim capacitor and switch as used in FIG. 12.
  • the placement of the transmit portion 54 following the receive portion 52 is determined at least in part by a unique device ID.
  • the relative placement of the transmit portion 54 is particularly significant in the exemplary protocol 50, i.e., intermessage delay 56 must be sufficiently precise to ensure a lack of interference between transmit portions 54 of the other slaves 62.
  • the use of a phase locked loop in the slave device 62 is described which adjusts the phase of its clock to data received from the master device 60 in receive time period 52. However, it is still preferred to ensure the accuracy of the crystal oscillator 124 by adjusting its frequency as well (when necessary).
  • a divide-by-N 170 is shown which divides f out to obtain a baud rate clock 172.
  • the baud rate clock 172 is further divided by a divide-by-M 174 (where M is the product of the bauds per word and the number of words per frame) to obtain a frame rate clock 176.
  • M is the product of the bauds per word and the number of words per frame
  • the location of divide-bys 170 and 174 are only exemplary and they may be located elsewhere, e.g., in portions of the oscillator 102, communication controller 108, etc.
  • embodiments of the present invention count M*N clocks of the oscillator frequency f out and then look for the phase of the baud rate clock of the received data on communication signal 110. If the frequency of the oscillators in the master 60 and the slave 62 devices match, there will be no phase error due to the aforementioned phase locked loop.
  • phase error detector 178 which determines the correlation between the baud rate clock 172 and the received clock extracted from the communication signal 110
  • this error signal 150 can be used as an indication of the direction and magnitude of the error in the frequency of oscillator 102.
  • the oscillator frequency will be sufficiently precise that only a phase error will result.
  • a unique portion of the received data e.g., a synchronization pattern, may be used as a time reference for generating the error signal.
  • FIG. 6 shows a simplified block diagram of such a closed loop control system.
  • the error signal 150 is measured. If the error signal 150 is zero (or within a designated range of zero) (see block 202), no adjustment is needed.
  • the programmable capacitance 118 is decreased in block 206 to increase oscillator frequency.
  • the programmable capacitance 118 is increased in block 208 to decrease the oscillator frequency.
  • any adjustment is done according to the smallest possible step, e.g., a fine step of switch 126, so that the oscillator frequency adjusts smoothly toward the desired frequency without overshoot.
  • the needed capacitance change may be calculated according to the measured error signal 150 to achieve the desired oscillator frequency in fewer iterations, i.e., faster (see the alternative path of block 210).
  • the invention herein disclosed has been described by means of specific embodiments and applications thereof, numerous modifications and variations could be made thereto by those skilled in the art without departing from the scope of the invention set forth in the claims.
  • the present invention can beneficially improve the performance, i.e., decrease power consumption and decrease noise generation, of other oscillator structures as well.
  • adjustable capacitance While a single adjustable capacitance has been shown coupled to either one of the connection nodes of the crystal, it is recognized that two adjustable capacitors may also be used where a first adjustable capacitance 118 is connected to the first node 120 and a second adjustable capacitor 118b (not shown but constructed in a similar manner to programmable capacitance 118) is connected to the second node 122. It is therefore to be understood that within the scope of the claims, the invention may be practiced otherwise than as specifically described herein.

Abstract

The present invention is directed to a multi-mode crystal oscillator system (100) selectively configurable to minimize power consumption or noise generation. Such a system is particularly applicable to the communication system of an implantable device, e.g., the microstimulator/sensor device described in U.S. Patents 6, 164, 284 and 6, 185, 452. In such devices, their small size limits the size of the battery contained within and thus makes it essential to minimize power consumption. Additionally, the small size and battery capacity result in a limited transmission power. Furthermore, the small size limits the antenna efficiency which makes it desirable to limit any noise generation to maximize the signal-to-noise level of the resulting receive signal. Accordingly, embodiments of the present invention alternatively supply power to the oscillator (102) in either a first mode that minimizes power consumption or a second mode that minimizes noise generation.

Description

MULTI-MODE CRYSTAL OSCILLATOR SYSTEM
SELECTIVELY CONFIGURABLE TO MINIMIZE POWER
CONSUMPTION OR NOISE GENERATION
Field of the Invention
The present invention is generally directed to crystal oscillators and in particular to the use of crystal oscillators in applications that require low power consumption, e.g., a battery-powered implantable medical device, and applications that require low noise, e.g., communication systems, and systems for selectively achieving both low power consumption and low noise generation.
Background of the Invention
The present invention relates to systems and in particular communication systems which require the use of a crystal oscillator for controlling communication rates and/or modulation. In such systems, the crystal oscillator and/or a power supply for the crystal oscillator must have any noise generation be minimized to thus maximize the signal-to-noise ratio for the transmitted signal and to maximize the capability to detect and demodulate a low signal-to-noise level receive signal. When such a communication system resides in a battery-powered system, it additionally becomes desirable to minimize power consumption whenever possible. When the battery-powered system is implantable and miniaturized, the need to minimize power consumption is further exacerbated. For example, commonly-owned U.S. Patent No. 6,164,284 entitled "System of Implantable Devices For Monitoring and/or Affecting Body Parameters" and U.S. Patent No. 6,185,452 entitled "Battery Powered Patient Implantable Device", incorporated herein by reference in their entirety, describe devices configured for implantation within a patient's body, i.e., beneath a patient's skin, for performing various functions including: (1) stimulation of body tissue and/or sensing of body parameters, and (2) communicating between implanted slave devices and a master device which may be external to a patient's body. Depending upon the ailment affecting the patient, it may be desirable to communicate with a number of different devices, e.g., from one to thousands, while maintaining an update rate, e.g., on the order of every millisecond to every second, sufficient to control and/or monitor the body parameter(s) at issue. Such implantable devices are preferably powered from rechargeable batteries. Depending on the power requirements of these devices and the available capacity of their rechargeable batteries, the time between rechargings is potentially limited. Accordingly, power conservation techniques to extend the battery life of such devices are particularly desirable. The present invention is thus directed to a multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation to thus achieve desired battery life and communication performances suitable for such an implantable device.
Summary of the Invention
The present invention is directed to a multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation. Such a system is particularly applicable to the communication system of an implantable device, e.g., the microstimulator/sensor device described in U.S. Patent Nos. 6,164,284; 6,185,452; 6,472,991; and the like. In such devices, their small size (an axial dimension of less than 60 mm and a lateral dimension of less than 6 mm) limits the size of the battery contained within and thus makes it essential to minimize power consumption. Additionally, the small size and battery capacity result in a limited amount of transmission power. Furthermore, the small size limits the antenna efficiency which makes it desirable to limit any noise generation to maximize the signal-to-noise level of the resulting receive signal. Accordingly, embodiments of the present invention alternatively supply power to a crystal oscillator in either a first mode that minimizes power consumption or a second mode that minimizes noise generation. In accordance with a preferred embodiment, a crystal oscillator system configured for alternatively minimizing power consumption or noise generation, comprises: (1) a crystal oscillator; (2) a first power supply for powering the crystal oscillator in a first mode of operation, wherein the first power supply operates as a switching downconverter to minimize power consumption; (3) a second power supply for powering the crystal oscillator in a second mode of operation, wherein the second power supply operates as a series downconverter to minimize noise generation; and (4) mode switching circuitry for alternatively powering the crystal oscillator from the first or the second power supply according to desired system parameters. In a further aspect of the present invention, the crystal oscillator system is of particular value when used in a communication system operating according to a communication protocol wherein the communication protocol is configured to have a majority of its time dedicated to intermessage delay portions between transmit and/or receive message portions (see, for example, U.S. Patent No. 6,472,991, which is incorporated by reference herein in its entirety) and whereby the mode switching circuitry selects the second mode of operation during the transmit and/or receive message portions and the mode switching circuitry selects the first mode of operation during the intermessage delay portions.
In a still further aspect of preferred embodiments of the present invention, the crystal oscillator additionally includes circuitry for adjusting the operating frequency of the crystal oscillator. In a preferred implementation, this adjustment is accomplished by coupling a programmable capacitance to at least one node of the crystal of the crystal oscillator.
The novel features of the invention are set forth with particularity in the appended claims. The invention will be best understood from the following description when read in conjunction with the accompanying drawings.
Brief Description of the Drawings
FIG. 1 is a simplified timing diagram of an exemplary communication protocol having temporally displaced receive and transmit portions. In a significant aspect of such a communication protocol, these relatively small receive and transmit portions are separated by relatively large intermessage delay portions.
FIG. 2 comprises a simplified block diagram of a master controller which periodically communicates with a plurality of slaves across a bidirectional, half- duplex communication link. FIG. 3 comprises a block diagram of an oscillator system of the present invention wherein an oscillator, preferably low power, is powered from at least two power supplies, a first one that minimizes power consumption that is used during the intermessage delay portions and a second one that minimizes noise generation that is used during the transmit and/or receive message portions. FIG. 4A shows a simplified example of a switching downconverter, suitable for use with the system of FIG. 3, which comprises a plurality of capacitors and switches for reconfiguring the charge and discharge paths to and from the capacitors to thus form a power efficient downconverter. While such a switching downconverter is relatively power efficient as compared to a series downconverter, such a switching downconverter does generate more noise.
FIG. 4B shows the configuration of the capacitors of FIG. 4A when the capacitors are being charged.
FIG. 4C shows the configuration of the capacitors of FIG. 4A when the capacitors are being discharged. FIG.4D is a timing diagram of the cycling of the switches within the switching downconverter of FIG. 4A.
FIG. 5 shows a simplified block diagram of a programmable capacitance, separated into a coarse and fine range of adjustment, for adjusting the operating frequency of the crystal oscillator by loading down at least one of the connection nodes of the crystal. FIG. 6 shows a simplified flow chart of a closed loop control algorithm for adjusting the frequency of the crystal oscillator in response to an error signal derived from a timing measurement relative to the exemplary communication protocol.
FIGS. 7-10 are detailed schematics of a presently preferred implementation of the crystal oscillator system (see FIG. 3) of the present invention (minus the programmable capacitance of FIGS. 11A, 11B, 12-14).
FIGS. 11 A, 11B, 12-14 are detailed schematics of a presently preferred implementation of the programmable capacitance of FIG. 3.
Detailed Description of the Preferred Embodiments
The following description is of the best mode presently contemplated for carrying out the invention. This description is not to be taken in a limiting sense, but is made merely for the purpose of describing the general principles of the invention. The scope of the invention should be determined with reference to the claims.
The present invention is directed to a multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation. Such a system is particularly applicable to the communication system of an implantable device, e.g., the microstimulator/sensor device described in U.S. Patent Nos. 6,164,284; 6,185,452; 6,472,991 ; and the like. In such devices, their small size (an axial dimension of less than 60 mm and a lateral dimension of less than 6 mm) limits the size of the battery contained within and thus makes it essential to minimize power consumption. Additionally, the small size and battery capacity result in a limited amount of transmission power. Furthermore, the small size limits the antenna efficiency which makes it desirable to limit any noise generation to maximize the signal-to-noise level of the resulting receive signal. Accordingly, embodiments of the present invention alternatively supply power to a crystal oscillator in either a first mode that minimizes power consumption or a second mode that minimizes noise generation. In accordance with a preferred embodiment, a crystal oscillator system configured for alternatively minimizing power consumption or noise generation, comprises: (1) a crystal oscillator; (2) a first power supply for powering the crystal oscillator in a first mode of operation, wherein the first power supply operates as a switching downconverter to minimize power consumption; (3) a second power supply for powering the crystal oscillator in a second mode of operation, wherein the second power supply operates as a series downconverter to minimize noise generation; and (4) mode switching circuitry for alternatively powering the crystal oscillator from the first or the second power supply according to desired system parameters.
In a further aspect of the present invention, the crystal oscillator system is of particular use when used in a communication system operating according to a communication protocol wherein the communication protocol is configured to have a majority of its frame time dedicated to intermessage delay portions between transmit and/or receive message portions and whereby the mode switching circuitry selects the second mode of operation during the transmit and/or receive message portions and the mode switching circuitry selects the first mode of operation during the intermessage delay portions. An exemplary communication protocol suitable for use with the present invention is described in commonly-owned U.S. Patent No. 6,472,991 (hereinafter referred to as the '991 patent), entitled "Multichannel
Communication Protocol Configured To Extend The Battery Life Of An Implantable Device", the contents of which are incorporated herein by reference in their entirety. FIG. 1 is a simplified timing diagram of such an exemplary bidirectional, half- duplex communication protocol 50 having temporally displaced receive 52 and transmit 54 time periods within each frame time 55. In a significant aspect of such a communication protocol, these relatively small receive 52 and transmit 54 time periods are separated by a relatively large intermessage delay time periods 56, 58. In the exemplary protocol (a simplified example of that described in the '991 patent), a master controller 60 (see FIG. 2) periodically sends command/status requests to one or more slaves 62a-62n (see FIG. 2) during receive period 52. Each slave 62 then transmits status/data information back to the master controller 60 during a transmit period 54 where the temporal position of transmit period 54 is defined at least in part by a unique identifier, e.g., a device ID, for each slave 62. What is significant about this protocol structure 50 is that the timing capability of each slave 62 must be sufficiently precise so that the transmit period 54 for each slave 62 will not overlap or otherwise interfere with another slave 62. Providing that this precision is achieved, the '991 patent teaches that power savings can be achieved by turning off portions of the communication circuitry when they are not needed, e.g., during the intermessage delay portions 56, 58. These power savings can be quite significant due to the relatively small percentage of the frame time 55 that receive and transmit circuitry portions are needed (see time periods 52, 54) versus the intermessage delay portions (see time periods 56, 58).
However, to fully achieve the potential benefits of this communication protocol 50, power consumption for any remaining circuitry must be minimized as well. To achieve sufficient timing precision, a crystal oscillator is needed and since timing related to the crystal oscillator is used for determining the position of each time period, it must be operational throughout each cycle of the communication protocol 50. Accordingly, it is preferred that the selected crystal oscillator circuit consume relatively small amounts of power. Furthermore, it is preferred that the selected crystal oscillator circuit operate at a low voltage, e.g., preferably below 2 volts (0.9 volts in a preferred implementation). Such a crystal oscillator is described by Eric A. Vittoz, Marc G. R. Degrauwe and Serge Bitz in their article entitled "High- Performance Crystal Oscillator Circuits: Theory and Application" (see IEEE Journal of Solid State Circuits, Vol. 23, No. 3, June 1988) which is incorporated herein by reference in its entirety. Such a crystal oscillator (referred to herein as a Vittoz-type oscillator) reduces power by starving out the current needs of its FET circuitry to just above its critical needs during oscillation while providing an initial current startup burst to begin its oscillation.
Embodiments of the present invention further reduce the power consumption of the selected oscillator, e.g., a Vittoz-type oscillator, by using a switching mode type of power supply to downconvert a power source to the operating voltage for the oscillator. Additionally, since such a switching mode power supply typically generates noise that could adversely effect communication capabilities, embodiments of the present invention switch to using a series downconverter mode power supply during the transmit 54 and/or receive 52 time periods.
FIG. 3 comprises a block diagram of an oscillator system 100 of the present invention wherein an oscillator 102, preferably a low power oscillator such as a Vittoz-type oscillator, is powered from at least two power supplies, a first one 104 that minimizes power consumption that is used during the intermessage delay portions 56, 58 and a second one 106 that minimizes noise generation that is used during the transmit 54 and/or receive 52 message portions. Oscillator 102 preferably runs off of a low voltage V0, e.g., 0.9 volts in a currently preferred implementation, and a low current, typically less than 50 μa and preferably less than 5 μa depending upon the programmed amplitude of oscillation to generate a frequency output fout, e.g., 25 MHz, suitable for division to obtain timing and modulation frequencies. Series downconverter mode power supply 106 operates in a conventional manner, e.g., in a constant voltage or current mode, to reduce the voltage V|N, e.g., 1.8 volts in a currently preferred implementation, to V0 while switching downconverter mode power supply 104 operates on voltage V'|N, e.g., 2.7 volts in a currently preferred implementation, to reduce it to V0. (While a different V|N and V'IN have been described, implementations in which a common voltage supplies both VIN and V'ιN are also considered to be within the scope of the present invention.) Communication controller 108 operates upon communication signal 110 to retrieve status requests and control data and generates responsive signals 112. When the communication controller 110 determines that it is processing the intermessage delay portions 56, 58, it activates the enable switching control line 114 to turn on the switching downconverter 104. Conversely, the enable series control line 116 is activated to turn on the series downconverter 106 during the receive 52 and/or transmit 54 time periods.
FIG. 4A shows a simplified example of switching downconverter 104, suitable for use with the system 100 of FIG. 3, which comprises a plurality of capacitors (Cι-C3) and switches (S-|-S3, Sι0-S13) for reconfiguring the charge and discharge paths to and from the capacitors to thus form a power efficient downconverter. While such a downconverter 104 is relatively power efficient as compared to the series downconverter 106, switching downconverter 104 does generate more noise (which is not desirable during receive 52 and/or transmit 54 time periods). By periodically enabling and/or disabling switches within the switching downconverter 104, input voltage V|N is downconverted to an output voltage V0uτ (which is used as V0 at the oscillator 102). The switching downconverter 104 will typically decrease the current drain by a factor of 3 minus the switching efficiency, e.g., a factor of approximately 2.5. The average current drain is further reduced relative to the ratio of the time that power is supplied by the switching downconverter 106 (adjusted by its efficiency) to the time that power is supplied by the series downconverter 106. Accordingly, an average current drain will be:
((time periods 56+58) / ((time periods 52+54+56+58) * 2.5) + (time periods 52+54) / (time periods 52+54+56+58)) * peak current drain Accordingly during a first time period (see FIG. 4D), a charging time period 140, capacitors C-i, C2, C3 are charged in series such that each one is charged to a voltage of one third of V|N. During this time period, Si, S2, and S3 are enabled while all of the other switches are disabled. Accordingly, FIG. 4B shows the configuration of the capacitors of FIG. 4A when the capacitors are being charged. Preferably, all switches are disabled during a first inter-switching delay period 142 and then during a second time period, a discharging time period 144, switches S S3 are disabled and the remaining switches S10-Sι3 are enabled in order to supply a voltage of one third of VN to V0uτ- Accordingly, FIG. 4C shows the configuration of the capacitors of FIG. 4A when the capacitors are being discharged. Preferably, all switches are again disabled during a second inter-switching delay period 146 and then the voltage downconversion cycle 148 recommences. The timing of the voltage downconversion cycle 148 is controlled according to a frequency division (not shown) of the crystal oscillator frequency fout- However, during system startup there is no oscillator frequency available. Accordingly, the oscillator system 100 of the present invention uses the series downconverter 106 to power the oscillator 102 during startup.
FIGS. 7-10 are detailed schematics of a presently preferred implementation of the crystal oscillator system 100 (see FIG. 3) of the present invention (minus the programmable capacitance of FIGS. 11 A, 11B, 12-14). In particular, FIG. 7 is the overall block diagram of the crystal oscillator system 100 including the crystal oscillator 102 and linear downconverter, i.e., series downconverter 106. Additionally, an output buffer 160 and power sequencing control logic 162 (this function has previously been considered to be a portion of communication controller 108) are additionally shown but the switching downconverter portion 104 of the system is shown in detail in FIG. 10. FIG. 8 shows a detailed schematic of the crystal oscillator 102 and FIG. 9 shows a detailed schematic of the sequencing control logic 162. In a still further aspect of preferred embodiments of the present invention, the crystal oscillator system 100 additionally includes circuitry for adjusting the frequency of the crystal oscillator 102. The crystal oscillator is essentially comprised of an inverting transconductance amplifier 164 (see FIG. 3) having its current source output connected to a second node 122 of the crystal 124 and a first node 120 of the crystal 124 connected 'to the input of the inverting transconductance amplifier 164. Additionally, capacitors Cpι, Cp2 are respectively coupled to connection nodes 120, 122. The crystal 124 has a series resonance frequency which is preferably selected to be slightly below a target frequency (approximately 25 MHz in a preferred implementation). However, in the preferred embodiment, oscillator 102 is configured to operate in a parallel resonance mode in which the crystal 124 oscillates at a frequency above (approximately 0.1% above) the series resonance frequency. The operating frequency of an oscillator operated in a parallel resonance mode is determined by the amount of capacitive loading on the crystal. The highest frequency is initially determined by the parasitic capacitive (Cpι, Cp2) loading on each of the connection nodes 120, 122 of the crystal 124. As the capacitance increases (within limits) on either one of the operating nodes (120 or 122), the operating frequency decreases (nonlinearly) toward the series resonance frequency. Accordingly, the operating frequency of the oscillator 102 may be adjusted by coupling a programmable capacitance to either one of the crystal 124 connection nodes, i.e., node 120 or node 122. The programmable capacitance is formed from a plurality of capacitors C-ι-CN which are selectively combined with a plurality of switches 126, 128, preferably semiconductor switches such as FETs. The selection of which portions of switches 126, 128 are enabled is preferably determined by the output of a latch 130 under control of the communication controller 108 via a data bus 132 and a load clock 134. While many schemes (e.g., binary weighting) are possible for the selection of the capacitors that form the programmable capacitance 118, the preferred implementation utilizes a scheme where at least some of the capacitors are cumulatively enabled, i.e., first C^ then ι+C2, then C-ι+C2+C3, etc. Such a scheme, referred to herein as thermometer encoding due to the correspondence of the sequencing of at least a portion of its enable lines 136-1-136N to a conventional thermometer, ensures monoticity. This monoticity simplifies the closed loop control (described later) for controlling the frequency of the crystal oscillator 102. Additionally, to ensure a sufficient range of adjustment, many schemes, e.g., an exponential range of adjustment, are also possible. In the presently-preferred implementation, a coarse adjustment 128 (which uses the aforementioned thermometer decoder) is coupled with a fine adjustment 126 to achieve a sufficient range and precision of adjustment. Capacitors C-ι-CM and
CM+I-CN are selectively combined accordingly using their associated switches 128, 126 to achieve the coarse and fine adjustments. FIGS. 11 A, 11B, 12-14 are detailed schematics of a presently-preferred implementation of the programmable capacitance 118 of FIG. 3. In this implementation, a 12-bit value is used to select the capacitance value with the lower 4 bits, i.e., D0-D3, selecting one of sixteen capacitors ranging from 0.016 pf (picofarads) to 0.031 pf (forming the fine adjustment 126) and the upper 8 bits, i.e., D4-D11, selecting (using a plurality of thermometer decoders) from 1 to 256 capacitors (for forming the coarse adjustment 128), each of which having a value of 0.016 pf. Accordingly, a range of 0.032 pf (i.e., 0.016 pf fine + 0.016 pf coarse) to 4.127 pf (i.e., 0.031 pf fine to 256*0.016 pf coarse). In the detailed schematics, FIG. 11 A shows a plurality of thermometer decoders and associated trim capacitors which comprise an implementation of the coarse switches 128, FIG. 11B shows an implementation of the fine switches 126 and associated capacitors, FIG. 12 shows a simplified schematic of a representative thermometer decoder, FIG. 13 shows a detailed schematic of a representative thermometer decoder, and FIG. 14 shows a detailed schematic of a representative trim capacitor and switch as used in FIG. 12. Referring again to FIG. 1, we again note the placement of the transmit portion 54 following the receive portion 52 is determined at least in part by a unique device ID. The relative placement of the transmit portion 54 is particularly significant in the exemplary protocol 50, i.e., intermessage delay 56 must be sufficiently precise to ensure a lack of interference between transmit portions 54 of the other slaves 62. In the '991 patent, the use of a phase locked loop in the slave device 62 is described which adjusts the phase of its clock to data received from the master device 60 in receive time period 52. However, it is still preferred to ensure the accuracy of the crystal oscillator 124 by adjusting its frequency as well (when necessary). In FIG. 3, a divide-by-N 170 is shown which divides fout to obtain a baud rate clock 172. The baud rate clock 172 is further divided by a divide-by-M 174 (where M is the product of the bauds per word and the number of words per frame) to obtain a frame rate clock 176. (the location of divide-bys 170 and 174 are only exemplary and they may be located elsewhere, e.g., in portions of the oscillator 102, communication controller 108, etc.) Preferably, embodiments of the present invention count M*N clocks of the oscillator frequency fout and then look for the phase of the baud rate clock of the received data on communication signal 110. If the frequency of the oscillators in the master 60 and the slave 62 devices match, there will be no phase error due to the aforementioned phase locked loop. However, if there is a frequency difference, a phase error will result and this error signal 150 (generated by phase error detector 178 which determines the correlation between the baud rate clock 172 and the received clock extracted from the communication signal 110) can be used as an indication of the direction and magnitude of the error in the frequency of oscillator 102. Typically, the oscillator frequency will be sufficiently precise that only a phase error will result. In devices where a phase error signal is not sufficient, i.e., when there is an error of multiple baud times, a unique portion of the received data, e.g., a synchronization pattern, may be used as a time reference for generating the error signal.
If the error signal 150 is positive, then the clock rate of the oscillator 102 is too slow and should be increased. This clock rate increase is accomplished by reducing the programmable capacitance 118. Alternatively, if the error signal is negative, the oscillator 102 is too fast and the clock rate should be decreased, i.e., by increasing the programmable capacitance 118. FIG. 6 shows a simplified block diagram of such a closed loop control system. In block 200, the error signal 150 is measured. If the error signal 150 is zero (or within a designated range of zero) (see block 202), no adjustment is needed. However, if the error signal 150 is greater than zero (see block 204) (signifying that the oscillator is running too slow), the programmable capacitance 118 is decreased in block 206 to increase oscillator frequency. Alternatively, if the error signal 150 is less than zero (see block 204) (signifying that the oscillator is running too fast), the programmable capacitance 118 is increased in block 208 to decrease the oscillator frequency. Preferably, any adjustment is done according to the smallest possible step, e.g., a fine step of switch 126, so that the oscillator frequency adjusts smoothly toward the desired frequency without overshoot. However, if desired, the needed capacitance change may be calculated according to the measured error signal 150 to achieve the desired oscillator frequency in fewer iterations, i.e., faster (see the alternative path of block 210). While the invention herein disclosed has been described by means of specific embodiments and applications thereof, numerous modifications and variations could be made thereto by those skilled in the art without departing from the scope of the invention set forth in the claims. For example, while a Vittoz-type oscillator is the preferred oscillator type, the present invention can beneficially improve the performance, i.e., decrease power consumption and decrease noise generation, of other oscillator structures as well. Furthermore, while a single adjustable capacitance has been shown coupled to either one of the connection nodes of the crystal, it is recognized that two adjustable capacitors may also be used where a first adjustable capacitance 118 is connected to the first node 120 and a second adjustable capacitor 118b (not shown but constructed in a similar manner to programmable capacitance 118) is connected to the second node 122. It is therefore to be understood that within the scope of the claims, the invention may be practiced otherwise than as specifically described herein.

Claims

CLAIMSWhat is claimed is:
1. A crystal oscillator system configured for alternatively minimizing power consumption or noise generation, said system comprising: a crystal oscillator; a first power supply for powering said crystal oscillator in a first mode of operation, wherein said first power supply operates as a switching downconverter to minimize power consumption; a second power supply for powering said crystal oscillator in a second mode of operation, wherein said second power supply operates as a series downconverter to minimize noise generation; and mode switching circuitry for alternatively powering said crystal oscillator from said first or said second power supply according to desired system parameters.
2. The crystal oscillator system of claim 1 configured for use in a communication system operating according to a communication protocol wherein said communication protocol is configured to have a majority of its time dedicated to intermessage delay portions between transmit and/or receive message portions and whereby said mode switching circuitry selects said second mode of operation during said transmit and/or receive message portions and said mode switching circuitry selects said first mode of operation during said intermessage delay portions.
3. The crystal oscillator system of claim 1 additionally comprising circuitry for adjusting the frequency of said crystal oscillator.
4. The crystal oscillator system of claim 3 whereby said crystal oscillator comprises a crystal having first and second interconnection nodes and wherein said frequency adjusting circuitry comprises a programmable capacitance to be added to a selected one of said interconnection nodes of said crystal whereby the frequency of said crystal oscillator is adjusted.
5. The crystal oscillator system of claim 4 wherein said programmable capacitance comprises a plurality of capacitors that are programmably coupled to said selected one of said interconnection nodes.
6. The crystal oscillator of claim 4 wherein said programmable capacitance comprises a coarse adjustable capacitance for setting an adjustment range and a fine adjustable capacitance for adjusting the capacitance relative to said adjustment range.
7. The crystal oscillator of claim 6 additionally comprising a thermometer decoder for forming said coarse adjustable capacitance.
8. The crystal oscillator of claim 4 additionally comprising measurement circuitry for measuring a frequency error signal wherein said programmable capacitance is adjusted in response to said error signal to cause said frequency error signal to decrease.
9. The crystal oscillator of claim 8 wherein said measurement circuitry periodically measures said frequency error signal.
10. The crystal oscillator of claim 8 wherein said measurement circuitry periodically measures said frequency error signal by determining a baud timing error relative to an external reference.
11. The crystal oscillator of claim 8 wherein said measurement circuitry periodically measures said frequency error signal by determining a baud timing error relative to a fixed reference in a communication protocol controlled by an external source.
12. The crystal oscillator of claim 8 wherein said measurement circuitry periodically measures said frequency error signal by determining a baud timing phase error relative to a fixed reference in a communication protocol controlled by an external source.
13. The crystal oscillator of claim 9 wherein said programmable capacitance is adjusted to minimize said frequency error signal over a series of measurements.
14. The crystal oscillator system of claim 3 wherein said crystal oscillator includes a crystal having a series resonant frequency below a target frequency and said crystal oscillator is configured to operate in a parallel resonant mode at a frequency above said series resonant frequency and said circuitry for adjusting the frequency of said crystal oscillator causes the frequency of said oscillator to be programmably adjusted toward the target frequency.
15. The crystal oscillator system of claim 1 wherein said first power supply operates as a constant current source.
16. The crystal oscillator system of claim 1 wherein said first power supply operates as a constant voltage source.
17. The crystal oscillator system of claim 1 wherein said second power supply comprises: a plurality of capacitors; and switching circuitry for alternatively coupling said capacitors in series to receive charge collectively at a first voltage or in parallel to provide charge collectively at a second voltage less than said first voltage.
18. The crystal oscillator system of claim 17 wherein said second voltage is essentially an integral fraction of said first voltage.
19. The crystal oscillator system of claim 18 wherein said second power supply includes three capacitors and said second voltage is essentially one third of said first voltage.
20. A method of alternatively minimizing power consumption or noise generation of a crystal oscillator, suitable for operation in a communication system operating according to a communication protocol wherein said communication protocol is configured to have a majority of its time dedicated to intermessage delay portions between transmit and/or receive message portions, said method comprising the steps of: powering said crystal oscillator via a series downconverter power supply during said transmit and/or receive message portions; and powering said crystal oscillator via a switching power supply during said intermessage delay portions.
21. The method of claim 20 wherein said powering said crystal oscillator via a series downconverter power supply step comprises maintaining a constant current output.
22. The method of claim 20 wherein said powering said crystal oscillator via a series downconverter power supply step comprises maintaining a constant voltage output.
23. The method of claim 20 wherein said powering said crystal oscillator via a switching power supply step comprises the steps of: periodically charging a plurality of capacitors coupled in series from a voltage source at a first voltage level; and periodically coupling said charged capacitors in parallel for providing power at a second voltage level, said second voltage level being essentially an integral fraction of said first voltage level.
24. A power supply configurable to alternatively operate in at least two modes of operation wherein in a first mode of operation, power consumption is minimized; and in a second mode of operation, noise generation is minimized, said power supply comprising: a switching downconverter for operating in said first mode of operation; and a series downconverter for operating in said second mode of operation.
25. The power supply of claim 24 wherein said power supply is used to power at least a portion of a communication system.
26. The power supply of claim 25 wherein said portion of said communication system comprises at least a crystal oscillator.
27. The power supply of claim 25 wherein said portion of said communication system comprises a crystal oscillator.
28. The power supply of claim 25 wherein said communication system operates according to a communication protocol wherein said communication protocol is configured to have a majority of its time dedicated to intermessage delay portions between transmit and/or receive message portions and whereby said series downconverter is activated during said transmit and/or receive message portions and said switching downconverter is activated during said intermessage delay portions.
29. The power supply of claim 24 wherein said series downconverter operates as a constant current source.
30. The power supply of claim 24 wherein said series downconverter operates as a constant voltage source.
31. The power supply of claim 24 wherein said switching downconverter comprises: a plurality of capacitors; and switching circuitry for periodically, alternatively coupling said capacitors in series to receive charge collectively at a first voltage or in parallel to provide charge collectively at a second voltage less than said first voltage.
32. The power supply of claim 31 wherein said second voltage is essentially an integral fraction of said first voltage.
33. The power supply of claim 32 wherein said second power supply includes three capacitors and said second voltage is essentially one third of said first voltage.
34. A crystal oscillator having an adjustable frequency output, said crystal oscillator comprising: a crystal having first and second interconnection nodes; and a programmable capacitance for coupling to a selected one of said interconnection nodes of said crystal, whereby the frequency of said crystal oscillator is adjusted.
35. The crystal oscillator of claim 34 wherein said programmable capacitance comprises a plurality of capacitors that are programmably coupled to said selected one of said interconnection nodes.
36. The crystal oscillator system of claim 35 wherein said crystal oscillator includes a crystal having a series resonant frequency below a target frequency and said crystal oscillator is configured to operate in a parallel resonant mode at a frequency above said series resonant frequency and said circuitry for adjusting the frequency of said crystal oscillator causes the frequency of said oscillator to be programmably adjusted toward the target frequency.
37. The crystal oscillator of claim 34 wherein said programmable capacitance comprises a coarse adjustable capacitance for setting an adjustment range and a fine adjustable capacitance for adjusting the capacitance relafive to said adjustment range.
38. The crystal oscillator of claim 37 additionally comprising a thermometer decoder for forming said coarse adjustable capacitance.
39. The crystal oscillator of claim 34 additionally comprising measurement circuitry for measuring a frequency error signal wherein said programmable capacitance is adjusted in response to said error signal to cause said frequency error signal to decrease.
40. The crystal oscillator of claim 39 wherein said measurement circuitry periodically measures said frequency error signal.
41. The crystal oscillator of claim 40 wherein said programmable capacitance is adjusted to minimize said frequency error signal over a series of measurements.
42. The crystal oscillator of claim 40 wherein said measurement circuitry periodically measures said frequency error signal by determining a baud timing error relative to an external reference.
43. The crystal oscillator of claim 40 wherein said measurement circuitry periodically measures said frequency error signal by determining a baud timing error relative to a fixed reference in a communication protocol controlled by an external source.
44. The crystal oscillator of claim 40 wherein said measurement circuitry periodically measures said frequency error signal by determining a baud timing phase error relative to a fixed reference in a communication protocol controlled by an external source.
PCT/US2003/031634 2002-10-24 2003-10-06 Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation WO2004038908A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2003279844A AU2003279844A1 (en) 2002-10-24 2003-10-06 Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation
EP03773172A EP1554010B1 (en) 2002-10-24 2003-10-06 Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/280,841 US6959217B2 (en) 2002-10-24 2002-10-24 Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation
US10/280,841 2002-10-24

Publications (2)

Publication Number Publication Date
WO2004038908A2 true WO2004038908A2 (en) 2004-05-06
WO2004038908A3 WO2004038908A3 (en) 2005-03-10

Family

ID=32107033

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/031634 WO2004038908A2 (en) 2002-10-24 2003-10-06 Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation

Country Status (4)

Country Link
US (1) US6959217B2 (en)
EP (1) EP1554010B1 (en)
AU (1) AU2003279844A1 (en)
WO (1) WO2004038908A2 (en)

Families Citing this family (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7406105B2 (en) 2004-03-03 2008-07-29 Alfred E. Mann Foundation For Scientific Research System and method for sharing a common communication channel between multiple systems of implantable medical devices
US7266349B2 (en) * 2004-08-06 2007-09-04 Broadcom Corporation Multi-mode crystal oscillator
US7536164B2 (en) * 2004-09-30 2009-05-19 Silicon Laboratories Inc. Controlling the frequency of an oscillator
US7689190B2 (en) * 2004-09-30 2010-03-30 St-Ericsson Sa Controlling the frequency of an oscillator
KR100839486B1 (en) * 2005-03-07 2008-06-19 삼성전자주식회사 A dual mode tuning digitally controlled crystal oscillator and method of operating the same
US7370214B2 (en) * 2005-03-24 2008-05-06 Silicon Laboratories Inc. Automatically switching power supply sources for a clock circuit
US8730031B2 (en) 2005-04-28 2014-05-20 Proteus Digital Health, Inc. Communication system using an implantable device
US8912908B2 (en) 2005-04-28 2014-12-16 Proteus Digital Health, Inc. Communication system with remote activation
US9198608B2 (en) 2005-04-28 2015-12-01 Proteus Digital Health, Inc. Communication system incorporated in a container
US8802183B2 (en) 2005-04-28 2014-08-12 Proteus Digital Health, Inc. Communication system with enhanced partial power source and method of manufacturing same
US8836513B2 (en) 2006-04-28 2014-09-16 Proteus Digital Health, Inc. Communication system incorporated in an ingestible product
EP3827747A1 (en) 2005-04-28 2021-06-02 Otsuka Pharmaceutical Co., Ltd. Pharma-informatics system
US7587184B2 (en) * 2005-06-30 2009-09-08 Silicon Laboratories Inc. Controlling fine frequency changes in an oscillator
US20070004362A1 (en) * 2005-06-30 2007-01-04 Lawrence Der Methods and apparatus to generate small frequency changes
US8547248B2 (en) * 2005-09-01 2013-10-01 Proteus Digital Health, Inc. Implantable zero-wire communications system
US8160704B2 (en) * 2005-11-02 2012-04-17 Cardiac Pacemakers, Inc. System and method for enabling relayed communications by implantable medical devices
US7668600B2 (en) * 2006-01-19 2010-02-23 Medtronic, Inc. System and method for telemetry with an implantable medical device
US7741920B2 (en) * 2006-02-10 2010-06-22 Broadcom Corporation Quadrature oscillator with simplified amplitude, phase and frequency control
US7414482B2 (en) * 2006-02-10 2008-08-19 Broadcom Corporation Resonance mode selection using a resonator-synchronized second-order oscillator
US7902933B1 (en) * 2006-03-29 2011-03-08 Cypress Semiconductor Corporation Oscillator circuit
JP2009544338A (en) 2006-05-02 2009-12-17 プロテウス バイオメディカル インコーポレイテッド Treatment regimen customized to the patient
US20080132178A1 (en) * 2006-09-22 2008-06-05 Shouri Chatterjee Performing automatic frequency control
US8054140B2 (en) * 2006-10-17 2011-11-08 Proteus Biomedical, Inc. Low voltage oscillator for medical devices
KR101611240B1 (en) 2006-10-25 2016-04-11 프로테우스 디지털 헬스, 인코포레이티드 Controlled activation ingestible identifier
WO2008063626A2 (en) 2006-11-20 2008-05-29 Proteus Biomedical, Inc. Active signal processing personal health signal receivers
MY165532A (en) 2007-02-01 2018-04-02 Proteus Digital Health Inc Ingestible event marker systems
EP2111661B1 (en) 2007-02-14 2017-04-12 Proteus Digital Health, Inc. In-body power source having high surface area electrode
EP2063771A1 (en) 2007-03-09 2009-06-03 Proteus Biomedical, Inc. In-body device having a deployable antenna
WO2008112577A1 (en) 2007-03-09 2008-09-18 Proteus Biomedical, Inc. In-body device having a multi-directional transmitter
US8540632B2 (en) 2007-05-24 2013-09-24 Proteus Digital Health, Inc. Low profile antenna for in body device
EP4011289A1 (en) 2007-09-25 2022-06-15 Otsuka Pharmaceutical Co., Ltd. In-body device with virtual dipole signal amplification
US20090085684A1 (en) * 2007-10-01 2009-04-02 Silicon Laboratories Inc. Low power rtc oscillator
US20090135886A1 (en) 2007-11-27 2009-05-28 Proteus Biomedical, Inc. Transbody communication systems employing communication channels
JP2011513865A (en) 2008-03-05 2011-04-28 プロテウス バイオメディカル インコーポレイテッド Multi-mode communication ingestible event marker and system and method of using the same
WO2010005877A2 (en) 2008-07-08 2010-01-14 Proteus Biomedical, Inc. Ingestible event marker data framework
KR101214453B1 (en) 2008-08-13 2012-12-24 프로테우스 디지털 헬스, 인코포레이티드 Ingestible circuitry
KR101192690B1 (en) * 2008-11-13 2012-10-19 프로테우스 디지털 헬스, 인코포레이티드 Ingestible therapy activator system, therapeutic device and method
SG172077A1 (en) 2008-12-11 2011-07-28 Proteus Biomedical Inc Evaluation of gastrointestinal function using portable electroviscerography systems and methods of using the same
TWI503101B (en) 2008-12-15 2015-10-11 Proteus Digital Health Inc Body-associated receiver and method
US9659423B2 (en) 2008-12-15 2017-05-23 Proteus Digital Health, Inc. Personal authentication apparatus system and method
US9439566B2 (en) 2008-12-15 2016-09-13 Proteus Digital Health, Inc. Re-wearable wireless device
WO2013012869A1 (en) 2011-07-21 2013-01-24 Proteus Digital Health, Inc. Mobile communication device, system, and method
EP3395333A1 (en) 2009-01-06 2018-10-31 Proteus Digital Health, Inc. Pharmaceutical dosages delivery system
CN102341031A (en) 2009-01-06 2012-02-01 普罗秋斯生物医学公司 Ingestion-related biofeedback and personalized medical therapy method and system
US9370664B2 (en) * 2009-01-15 2016-06-21 Boston Scientific Neuromodulation Corporation Signaling error conditions in an implantable medical device system using simple charging coil telemetry
GB2480965B (en) 2009-03-25 2014-10-08 Proteus Digital Health Inc Probablistic pharmacokinetic and pharmacodynamic modeling
MX2011011506A (en) 2009-04-28 2012-05-08 Proteus Biomedical Inc Highly reliable ingestible event markers and methods for using the same.
DE602010000009D1 (en) * 2009-04-28 2011-04-21 Sorin Crm Sas Inductive switching power supply with digital control for active implantable medical device
US9149423B2 (en) 2009-05-12 2015-10-06 Proteus Digital Health, Inc. Ingestible event markers comprising an ingestible component
US8558563B2 (en) 2009-08-21 2013-10-15 Proteus Digital Health, Inc. Apparatus and method for measuring biochemical parameters
TWI517050B (en) 2009-11-04 2016-01-11 普羅托斯數位健康公司 System for supply chain management
UA109424C2 (en) 2009-12-02 2015-08-25 PHARMACEUTICAL PRODUCT, PHARMACEUTICAL TABLE WITH ELECTRONIC MARKER AND METHOD OF MANUFACTURING PHARMACEUTICAL TABLETS
AU2011210648B2 (en) 2010-02-01 2014-10-16 Otsuka Pharmaceutical Co., Ltd. Data gathering system
US8266750B2 (en) 2010-03-24 2012-09-18 Gatelink Aircraft Boarding Systems, Inc. Microbridges for regional aircraft and methods of using same
WO2011127252A2 (en) 2010-04-07 2011-10-13 Proteus Biomedical, Inc. Miniature ingestible device
TWI557672B (en) 2010-05-19 2016-11-11 波提亞斯數位康健公司 Computer system and computer-implemented method to track medication from manufacturer to a patient, apparatus and method for confirming delivery of medication to a patient, patient interface device
US20120035557A1 (en) * 2010-07-16 2012-02-09 Timothy Woodrow Coffindaffer Personal Care Compositions Comprising A Multi-Active System For Down Regulating Cytokines Irritation
EP2642983A4 (en) 2010-11-22 2014-03-12 Proteus Digital Health Inc Ingestible device with pharmaceutical product
EP2654883B1 (en) 2010-12-20 2022-09-14 Abiomed, Inc. Method and apparatus for accurately tracking available charge in a transcutaneous energy transfer system
ES2731918T3 (en) 2010-12-20 2019-11-19 Abiomed Inc Transcutaneous energy transfer system with multiple secondary coils
US8766788B2 (en) 2010-12-20 2014-07-01 Abiomed, Inc. Transcutaneous energy transfer system with vibration inducing warning circuitry
US9439599B2 (en) 2011-03-11 2016-09-13 Proteus Digital Health, Inc. Wearable personal body associated device with various physical configurations
EP3485819B1 (en) 2011-04-14 2022-09-07 Abiomed, Inc. Transcutaneous energy transfer coil with integrated radio frequency antenna
WO2015112603A1 (en) 2014-01-21 2015-07-30 Proteus Digital Health, Inc. Masticable ingestible product and communication system therefor
US9756874B2 (en) 2011-07-11 2017-09-12 Proteus Digital Health, Inc. Masticable ingestible product and communication system therefor
US9235683B2 (en) 2011-11-09 2016-01-12 Proteus Digital Health, Inc. Apparatus, system, and method for managing adherence to a regimen
US9002468B2 (en) 2011-12-16 2015-04-07 Abiomed, Inc. Automatic power regulation for transcutaneous energy transfer charging system
TW201424689A (en) 2012-07-23 2014-07-01 Proteus Digital Health Inc Techniques for manufacturing ingestible event markers comprising an ingestible component
US9268909B2 (en) 2012-10-18 2016-02-23 Proteus Digital Health, Inc. Apparatus, system, and method to adaptively optimize power dissipation and broadcast power in a power source for a communication device
US11149123B2 (en) 2013-01-29 2021-10-19 Otsuka Pharmaceutical Co., Ltd. Highly-swellable polymeric films and compositions comprising the same
JP6498177B2 (en) 2013-03-15 2019-04-10 プロテウス デジタル ヘルス， インコーポレイテッド Identity authentication system and method
US10175376B2 (en) 2013-03-15 2019-01-08 Proteus Digital Health, Inc. Metal detector apparatus, system, and method
JP6511439B2 (en) 2013-06-04 2019-05-15 プロテウス デジタル ヘルス， インコーポレイテッド Systems, devices, and methods for data collection and outcome assessment
US9796576B2 (en) 2013-08-30 2017-10-24 Proteus Digital Health, Inc. Container with electronically controlled interlock
MX356850B (en) 2013-09-20 2018-06-15 Proteus Digital Health Inc Methods, devices and systems for receiving and decoding a signal in the presence of noise using slices and warping.
US9577864B2 (en) 2013-09-24 2017-02-21 Proteus Digital Health, Inc. Method and apparatus for use with received electromagnetic signal at a frequency not known exactly in advance
US10084880B2 (en) 2013-11-04 2018-09-25 Proteus Digital Health, Inc. Social media networking based on physiologic information
US11051543B2 (en) 2015-07-21 2021-07-06 Otsuka Pharmaceutical Co. Ltd. Alginate on adhesive bilayer laminate film
CN109843149B (en) 2016-07-22 2020-07-07 普罗秋斯数字健康公司 Electromagnetic sensing and detection of ingestible event markers
JP2019535377A (en) 2016-10-26 2019-12-12 プロテウス デジタル ヘルス， インコーポレイテッド Method for producing capsules with ingestible event markers
US11128742B2 (en) 2019-03-08 2021-09-21 Microsemi Storage Solutions, Inc. Method for adapting a constant bit rate client signal into the path layer of a telecom signal
WO2021223970A1 (en) * 2020-05-06 2021-11-11 Biotronik Se & Co. Kg Local supply voltage regulation of a rechargeable medical implant via resonance tuning
US11838111B2 (en) 2021-06-30 2023-12-05 Microchip Technology Inc. System and method for performing rate adaptation of constant bit rate (CBR) client data with a variable number of idle blocks for transmission over a metro transport network (MTN)
US11916662B2 (en) 2021-06-30 2024-02-27 Microchip Technology Inc. System and method for performing rate adaptation of constant bit rate (CBR) client data with a fixed number of idle blocks for transmission over a metro transport network (MTN)
US11736065B2 (en) 2021-10-07 2023-08-22 Microchip Technology Inc. Method and apparatus for conveying clock-related information from a timing device
US11799626B2 (en) 2021-11-23 2023-10-24 Microchip Technology Inc. Method and apparatus for carrying constant bit rate (CBR) client signals

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59168704A (en) 1983-03-14 1984-09-22 Nec Corp Semiconductor integrated circuit
JPS61195388A (en) 1985-02-26 1986-08-29 Mitsubishi Electric Corp Timepiece device

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5522865A (en) * 1989-09-22 1996-06-04 Alfred E. Mann Foundation For Scientific Research Voltage/current control system for a human tissue stimulator
US5603726A (en) * 1989-09-22 1997-02-18 Alfred E. Mann Foundation For Scientific Research Multichannel cochlear implant system including wearable speech processor
US5938691A (en) * 1989-09-22 1999-08-17 Alfred E. Mann Foundation Multichannel implantable cochlear stimulator
US5531774A (en) * 1989-09-22 1996-07-02 Alfred E. Mann Foundation For Scientific Research Multichannel implantable cochlear stimulator having programmable bipolar, monopolar or multipolar electrode configurations
US5569307A (en) * 1989-09-22 1996-10-29 Alfred E. Mann Foundation For Scientific Research Implantable cochlear stimulator having backtelemetry handshake signal
US5876425A (en) * 1989-09-22 1999-03-02 Advanced Bionics Corporation Power control loop for implantable tissue stimulator
JP3019340B2 (en) * 1989-12-05 2000-03-13 セイコーエプソン株式会社 Variable capacity device
US5369376A (en) * 1991-11-29 1994-11-29 Standard Microsystems, Inc. Programmable phase locked loop circuit and method of programming same
US6164284A (en) * 1997-02-26 2000-12-26 Schulman; Joseph H. System of implantable devices for monitoring and/or affecting body parameters
AU6667698A (en) * 1997-02-26 1998-09-18 Alfred E. Mann Foundation For Scientific Research Battery-powered patient implantable device
US6563390B1 (en) * 2000-12-29 2003-05-13 Cypress Semiconductor Corp. Digitally compensated voltage controlled oscillator
KR100379610B1 (en) * 2001-04-18 2003-04-08 삼성전자주식회사 On-chip system with voltage level converting device capable of preventing leakage current owing to voltag level difference
US6472991B1 (en) * 2001-06-15 2002-10-29 Alfred E. Mann Foundation For Scientific Research Multichannel communication protocol configured to extend the battery life of an implantable device
KR100429895B1 (en) * 2001-11-21 2004-05-03 한국전자통신연구원 Level shifter having a plurlity of outputs
GB2402273B (en) * 2003-05-30 2006-03-01 Qualcomm An apparatus for providing an oscillating signal to a load
JP2008053784A (en) * 2006-08-22 2008-03-06 Toshiba Corp Voltage-controlled oscillator, bias device for voltage-controlled oscillator, and bias adjusting program for voltage-controlled oscillator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59168704A (en) 1983-03-14 1984-09-22 Nec Corp Semiconductor integrated circuit
JPS61195388A (en) 1985-02-26 1986-08-29 Mitsubishi Electric Corp Timepiece device

Also Published As

Publication number Publication date
AU2003279844A8 (en) 2004-05-13
EP1554010B1 (en) 2012-12-05
AU2003279844A1 (en) 2004-05-13
US20040082982A1 (en) 2004-04-29
US6959217B2 (en) 2005-10-25
EP1554010A2 (en) 2005-07-20
WO2004038908A3 (en) 2005-03-10
EP1554010A4 (en) 2011-03-23

Similar Documents

Publication Publication Date Title
US6959217B2 (en) Multi-mode crystal oscillator system selectively configurable to minimize power consumption or noise generation
Chandrakasan et al. Design considerations for distributed microsensor systems
US7616066B2 (en) Oscillation device and controlling method therefor
US7902936B2 (en) Method and apparatus for generating oscillating signals
US7321755B2 (en) Dual-mode clock for improved power management in a wireless device
EP0202072B1 (en) Frequency synthesizer
EP2932610A2 (en) Low power clock source
US8188782B1 (en) Clock system and method for compensating timing information of clock system
KR101849985B1 (en) Electronic device for extending battery life in mobile applications
JPH04222455A (en) Interface circuit
US6801025B2 (en) Method and apparatus for control of voltage regulation
JP2007110701A (en) Body bias control type voltage controlled oscillator
WO2015179429A1 (en) Crystal oscillator startup time reduction
AU759155B2 (en) Oscillator using calibration means
CN103296968A (en) Systems and methods of low power clocking for sleep mode radios
US20170205869A1 (en) Wake-up detector
EP0536745B1 (en) Power supply controller and frequency synthesizer using the same
JP2002305443A (en) Timer circuit
EP1432284A2 (en) Method to optimize energy consumption in a hearing device as well as a hearing device
EP1514343B1 (en) An arrangement for low power clock generation
JP2007533234A (en) Circuit and method for controlling an oscillation loop
EP4311111A1 (en) Crystal oscillator and method for performing startup of crystal oscillator
US20220326346A1 (en) Dynamic power management in low power radar solutions
CN117544114A (en) RC oscillator circuit
JP2001134881A (en) Radio meter-reading device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003773172

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2003773172

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP