WO2004040824A3 - A multi-rate, multi-port, gigabit serdes transceiver - Google Patents

A multi-rate, multi-port, gigabit serdes transceiver Download PDF

Info

Publication number
WO2004040824A3
WO2004040824A3 PCT/US2003/034234 US0334234W WO2004040824A3 WO 2004040824 A3 WO2004040824 A3 WO 2004040824A3 US 0334234 W US0334234 W US 0334234W WO 2004040824 A3 WO2004040824 A3 WO 2004040824A3
Authority
WO
WIPO (PCT)
Prior art keywords
ports
port
serial
parallel
logic core
Prior art date
Application number
PCT/US2003/034234
Other languages
French (fr)
Other versions
WO2004040824A2 (en
Inventor
Howard A Baumer
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp filed Critical Broadcom Corp
Priority to EP03779391.6A priority Critical patent/EP1558987B1/en
Publication of WO2004040824A2 publication Critical patent/WO2004040824A2/en
Publication of WO2004040824A3 publication Critical patent/WO2004040824A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/50—Testing arrangements
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y04—INFORMATION OR COMMUNICATION TECHNOLOGIES HAVING AN IMPACT ON OTHER TECHNOLOGY AREAS
    • Y04S—SYSTEMS INTEGRATING TECHNOLOGIES RELATED TO POWER NETWORK OPERATION, COMMUNICATION OR INFORMATION TECHNOLOGIES FOR IMPROVING THE ELECTRICAL POWER GENERATION, TRANSMISSION, DISTRIBUTION, MANAGEMENT OR USAGE, i.e. SMART GRIDS
    • Y04S40/00—Systems for electrical power generation, transmission, distribution or end-user application management characterised by the use of communication or information technologies, or communication or information technology specific aspects supporting them

Abstract

A multi-port Serdes transceiver (400) includes multiple parallel ports (102) and serial ports (104) and includes the flexibility to connect any one of the parallel ports to another parallel port or to a serial port, or both. Furthermore, the multi-port transceiver chip (400) can connect any one of serial ports (104) to another serial port or to one of the parallel ports (102). The substrate layout of the multi-port Serdes transceiver chip (400) is configured so that the parallel ports (102) and the serial ports (104) are on the outer perimeter of the substrate. A logic core is at the center of the substrate, where the logic core operates the serial and parallel data ports, and the bus that connects the data ports. The bus (106) can be described as a 'ring' structure (or donut 'structure') around the logic core, and is configured between the logic core and the data ports. The ring structure of the bus provides efficient communication between the logic core and the various data ports.
PCT/US2003/034234 2002-10-29 2003-10-29 A multi-rate, multi-port, gigabit serdes transceiver WO2004040824A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP03779391.6A EP1558987B1 (en) 2002-10-29 2003-10-29 A multi-rate, multi-port, gigabit serdes transceiver

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US42178002P 2002-10-29 2002-10-29
US60/421,780 2002-10-29

Publications (2)

Publication Number Publication Date
WO2004040824A2 WO2004040824A2 (en) 2004-05-13
WO2004040824A3 true WO2004040824A3 (en) 2005-02-10

Family

ID=32230269

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/034234 WO2004040824A2 (en) 2002-10-29 2003-10-29 A multi-rate, multi-port, gigabit serdes transceiver

Country Status (3)

Country Link
US (13) US7373561B2 (en)
EP (2) EP2592529A1 (en)
WO (1) WO2004040824A2 (en)

Families Citing this family (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6642136B1 (en) * 2001-09-17 2003-11-04 Megic Corporation Method of making a low fabrication cost, high performance, high reliability chip scale package
US7099293B2 (en) * 2002-05-01 2006-08-29 Stmicroelectronics, Inc. Buffer-less de-skewing for symbol combination in a CDMA demodulator
US8385188B2 (en) * 2002-10-29 2013-02-26 Broadcom Corporation Multi-port, gigabit serdes transceiver capable of automatic fail switchover
US7373561B2 (en) * 2002-10-29 2008-05-13 Broadcom Corporation Integrated packet bit error rate tester for 10G SERDES
US7525983B2 (en) * 2003-07-21 2009-04-28 Qlogic, Corporation Method and system for selecting virtual lanes in fibre channel switches
US7630384B2 (en) * 2003-07-21 2009-12-08 Qlogic, Corporation Method and system for distributing credit in fibre channel systems
US7894348B2 (en) 2003-07-21 2011-02-22 Qlogic, Corporation Method and system for congestion control in a fibre channel switch
US7684401B2 (en) 2003-07-21 2010-03-23 Qlogic, Corporation Method and system for using extended fabric features with fibre channel switch elements
US7558281B2 (en) * 2003-07-21 2009-07-07 Qlogic, Corporation Method and system for configuring fibre channel ports
US7580354B2 (en) * 2003-07-21 2009-08-25 Qlogic, Corporation Multi-speed cut through operation in fibre channel switches
US7430240B2 (en) * 2003-10-29 2008-09-30 Broadcom Corporation Apparatus and method for automatic polarity swap in a communications system
US7613958B2 (en) * 2004-01-12 2009-11-03 Hewlett-Packard Development Company, L.P. Error detection in a system having coupled channels
US7606253B2 (en) * 2004-01-12 2009-10-20 Hewlett-Packard Development Company, L.P. Successful transactions
US7672222B2 (en) * 2004-01-12 2010-03-02 Hewlett-Packard Development Company, L.P. Link failures
US7444454B2 (en) * 2004-05-11 2008-10-28 L-3 Communications Integrated Systems L.P. Systems and methods for interconnection of multiple FPGA devices
US7921323B2 (en) * 2004-05-11 2011-04-05 L-3 Communications Integrated Systems, L.P. Reconfigurable communications infrastructure for ASIC networks
US7624213B2 (en) * 2005-02-11 2009-11-24 Hewlett-Packard Development Company, L.P. Passing identification information
US7721159B2 (en) * 2005-02-11 2010-05-18 Hewlett-Packard Development Company, L.P. Passing debug information
US7461321B2 (en) * 2004-05-25 2008-12-02 Hewlett-Packard Development Company, L.P. Error detection
US7624319B2 (en) * 2004-06-03 2009-11-24 Hewlett-Packard Development Company, L.P. Performance monitoring system
US7676530B2 (en) * 2004-06-03 2010-03-09 Hewlett-Packard Development Company, L.P. Duration minimum and maximum circuit for performance counter
US20050283669A1 (en) * 2004-06-03 2005-12-22 Adkisson Richard W Edge detect circuit for performance counter
US8000322B2 (en) * 2004-07-30 2011-08-16 Hewlett-Packard Development Company, L.P. Crossbar switch debugging
US7853837B2 (en) * 2004-09-10 2010-12-14 Rambus Inc. Memory controller and method for operating a memory controller having an integrated bit error rate circuit
US7484027B1 (en) * 2004-09-20 2009-01-27 Cypress Semiconductor Corporation Apparatus and method for configurable device pins
US8295299B2 (en) 2004-10-01 2012-10-23 Qlogic, Corporation High speed fibre channel switch element
US7243182B2 (en) * 2004-10-04 2007-07-10 Cisco Technology, Inc. Configurable high-speed serial links between components of a network device
US7386767B1 (en) * 2004-10-05 2008-06-10 Altera Corporation Programmable bit error rate monitor for serial interface
US7353490B2 (en) 2004-10-29 2008-04-01 Synopsys, Inc. Power network synthesizer for an integrated circuit design
US7346869B2 (en) 2004-10-29 2008-03-18 Synopsys, Inc. Power network analyzer for an integrated circuit design
US7536658B2 (en) * 2004-10-29 2009-05-19 Synopsys, Inc. Power pad synthesizer for an integrated circuit design
US7656789B2 (en) * 2005-03-29 2010-02-02 International Business Machines Corporation Method, system and storage medium for redundant input/output access
JP4649271B2 (en) * 2005-06-08 2011-03-09 キヤノン株式会社 Control device
US7366817B2 (en) * 2005-06-29 2008-04-29 Intel Corporation Frame order processing apparatus, systems, and methods
US7797463B2 (en) * 2005-06-30 2010-09-14 Intel Corporation Hardware assisted receive channel frame handling via data offset comparison in SAS SSP wide port applications
US20070047589A1 (en) * 2005-08-24 2007-03-01 Bobak Modaress-Razavi Multi-rate SERDES receiver
JP4641479B2 (en) * 2005-09-29 2011-03-02 キヤノン株式会社 Image forming apparatus
US7443760B2 (en) * 2005-09-29 2008-10-28 Hynix Semiconductor Inc. Multi-port memory device with serial input/output interface
US8441957B2 (en) * 2005-10-17 2013-05-14 Broadcom Corporation Apparatus and method of remote PHY auto-negotiation
WO2007052090A1 (en) * 2005-11-02 2007-05-10 Freescale Semiconductor, Inc. Device and a method for configuring input/output pads
US7974305B2 (en) 2006-03-24 2011-07-05 Broadcom Corporation Inband management for power over ethernet midspans using an embedded switch
US7955255B2 (en) 2006-04-20 2011-06-07 Boston Scientific Scimed, Inc. Imaging assembly with transparent distal cap
TWI332771B (en) 2006-09-04 2010-11-01 Via Tech Inc Receiver and test method therefor
US7808995B2 (en) * 2006-11-16 2010-10-05 L-3 Communications Integrated Systems L.P. Methods and systems for relaying data packets
JP4465417B2 (en) * 2006-12-14 2010-05-19 インターナショナル・ビジネス・マシーンズ・コーポレーション Customer segment estimation device
US8699514B2 (en) 2007-01-12 2014-04-15 Broadcom Corporation Multi-rate MAC to PHY interface
KR100881670B1 (en) * 2007-02-02 2009-02-06 삼성전자주식회사 Apparatus and method for controlling the analog block of a data receiver
US20080310315A1 (en) * 2007-06-18 2008-12-18 Lecroy Corporation Equalized trigger
US8122297B2 (en) * 2007-10-18 2012-02-21 International Business Machines Corporation Method and apparatus for parallel and serial data transfer
US7900098B2 (en) * 2008-04-01 2011-03-01 Intel Corporation Receiver for recovering and retiming electromagnetically coupled data
US8391300B1 (en) 2008-08-12 2013-03-05 Qlogic, Corporation Configurable switch element and methods thereof
US8347153B2 (en) * 2008-10-10 2013-01-01 Teledyne Lecroy, Inc. Protocol aware error ratio tester
US8793541B2 (en) * 2008-10-10 2014-07-29 Teledyne Lecroy, Inc. Link equalization tester
US8332552B2 (en) * 2008-11-13 2012-12-11 International Business Machines Corporation Supporting multiple high bandwidth I/O controllers on a single chip
US8368423B2 (en) * 2009-12-23 2013-02-05 L-3 Communications Integrated Systems, L.P. Heterogeneous computer architecture based on partial reconfiguration
US8397054B2 (en) * 2009-12-23 2013-03-12 L-3 Communications Integrated Systems L.P. Multi-phased computational reconfiguration
US20110179315A1 (en) * 2010-01-21 2011-07-21 Brocade Communications Systems, Inc. Serdes link error management
US8667343B2 (en) 2010-03-11 2014-03-04 The Johns Hopkins University High speed error detector for fading propagation channels
US8543876B1 (en) * 2010-06-18 2013-09-24 Altera Corporation Method and apparatus for serial scan test data delivery
US9222972B1 (en) 2010-09-17 2015-12-29 Altera Corporation On-die jitter generator
US8433958B2 (en) * 2010-09-17 2013-04-30 Altera Corporation Bit error rate checker receiving serial data signal from an eye viewer
US9106329B2 (en) * 2011-01-31 2015-08-11 Mediatek Inc. Apparatus for communicating another device
US9253062B2 (en) * 2011-12-23 2016-02-02 Ixia Byte by byte received data integrity check
US9148345B2 (en) 2012-01-16 2015-09-29 Ciena Corporation Link management systems and methods for multi-stage, high-speed systems
US8995263B2 (en) * 2012-05-22 2015-03-31 Marvell World Trade Ltd. Method and apparatus for internal/external memory packet and byte counting
US8762753B2 (en) * 2012-06-17 2014-06-24 Freescale Semiconductor, Inc. Power management circuit using two configuration signals to control the power modes of two circuit modules using two crosslinked multiplexers and a level shifter
US9772651B2 (en) * 2012-09-14 2017-09-26 Samsung Electronics Co., Ltd. Embedded multimedia card (eMMC), host controlling eMMC, and method operating eMMC system including the use of a switch command defining an adjustment delay for a data signal
US9471484B2 (en) 2012-09-19 2016-10-18 Novachips Canada Inc. Flash memory controller having dual mode pin-out
US20140122777A1 (en) * 2012-10-31 2014-05-01 Mosaid Technologies Incorporated Flash memory controller having multi mode pin-out
US9413651B2 (en) 2012-12-14 2016-08-09 Broadcom Corporation Selective deep packet inspection
US9632139B2 (en) 2013-06-08 2017-04-25 Silicon Mobility IO pad circuitry with safety monitoring and control for integrated circuits
CN103487727B (en) * 2013-06-21 2015-10-28 深圳供电局有限公司 A kind of high voltage power cable oversheath On-line Fault localization method
WO2016053979A2 (en) 2014-09-29 2016-04-07 Fiber Mountain, Inc. System for increasing fiber port density in data center applications
US9559834B1 (en) 2015-01-26 2017-01-31 Altera Corporation Multi-rate transceiver circuitry
US9874863B2 (en) * 2015-08-24 2018-01-23 Keysight Technologies, Inc. Finite state machine-based trigger event detection employing interpolation
US11088876B1 (en) * 2016-03-28 2021-08-10 Marvell Asia Pte, Ltd. Multi-chip module with configurable multi-mode serial link interfaces
US10613998B2 (en) * 2018-07-30 2020-04-07 EMC IP Holding Company LLC Multi-level time decay storage queue
CN108957237B (en) * 2018-08-01 2020-12-01 歌尔光学科技有限公司 Abnormal line detection method, device, equipment and storage medium
US11855056B1 (en) 2019-03-15 2023-12-26 Eliyan Corporation Low cost solution for 2.5D and 3D packaging using USR chiplets
KR20220033133A (en) 2020-09-09 2022-03-16 삼성전자주식회사 Semiconductor memory device and method and system of testing the same
US11855043B1 (en) 2021-05-06 2023-12-26 Eliyan Corporation Complex system-in-package architectures leveraging high-bandwidth long-reach die-to-die connectivity over package substrates
US11748289B2 (en) * 2021-11-16 2023-09-05 Xilinx, Inc. Protocol aware bridge circuit for low latency communication among integrated circuits
US11842986B1 (en) 2021-11-25 2023-12-12 Eliyan Corporation Multi-chip module (MCM) with interface adapter circuitry
US11841815B1 (en) 2021-12-31 2023-12-12 Eliyan Corporation Chiplet gearbox for low-cost multi-chip module applications

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833605A (en) * 1984-08-16 1989-05-23 Mitsubishi Denki Kabushiki Kaisha Cascaded information processing module having operation unit, parallel port, and serial port for concurrent data transfer and data processing

Family Cites Families (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US722652A (en) * 1902-11-28 1903-03-10 John H Schmeding Box-lid holder.
GB1316462A (en) 1969-06-06 1973-05-09 Licentia Gmbh Method and circuit arrangements for the rror-correction of information
US4627070A (en) 1981-09-16 1986-12-02 Fmc Corporation Asynchronous data bus system
US4821174A (en) * 1984-03-20 1989-04-11 Westinghouse Electric Corp. Signal processing system including a bus control module
JPS6276840A (en) * 1985-09-30 1987-04-08 Hitachi Ltd Node equipment
US4822605A (en) * 1986-02-18 1989-04-18 Exovir, Inc. Compositions and methods employing the same for the treatment of viral and cancerous skin lesions and the like
IT1205762B (en) * 1987-03-20 1989-03-31 Enea CAVITY FOR LASER FIR (FAR INFRARED RADIATION) OPTICALLY PUMPED WITH BEARING TUBE
US4833695A (en) 1987-09-08 1989-05-23 Tektronix, Inc. Apparatus for skew compensating signals
US4967201A (en) * 1987-10-22 1990-10-30 Westinghouse Electric Corp. Multi-layer single substrate microwave transmit/receive module
US5594908A (en) 1989-12-27 1997-01-14 Hyatt; Gilbert P. Computer system having a serial keyboard, a serial display, and a dynamic memory with memory refresh
US5250943A (en) 1991-03-29 1993-10-05 International Business Machines Corporation GVT-NET--A Global Virtual Time Calculation Apparatus for Multi-Stage Networks
US5617547A (en) * 1991-03-29 1997-04-01 International Business Machines Corporation Switch network extension of bus architecture
US5329520A (en) 1992-07-17 1994-07-12 Alcatel Network Systems, Inc. High-speed facility protection in a digital telecommunications system
US5726991A (en) * 1993-06-07 1998-03-10 At&T Global Information Solutions Company Integral bit error rate test system for serial data communication links
US5793990A (en) 1993-06-11 1998-08-11 Vlsi Technology, Inc. Multiplex address/data bus with multiplex system controller and method therefor
US5864554A (en) * 1993-10-20 1999-01-26 Lsi Logic Corporation Multi-port network adapter
WO1995015630A1 (en) * 1993-11-30 1995-06-08 Integrated Network Corporation Network interface unit remote test pattern generation
GB2287375B (en) * 1994-03-11 1998-04-15 Intravascular Res Ltd Ultrasonic transducer array and method of manufacturing the same
US6175556B1 (en) 1994-06-06 2001-01-16 International Business Machines Corporation Remote powered ethernet repeater
US5510950A (en) * 1994-10-05 1996-04-23 Ford Motor Company Method and circuit for controlling and monitoring a load
US5660568A (en) * 1995-01-04 1997-08-26 Simple Technology, Inc. Communications card with integral transmission media line adaptor
US5555540A (en) * 1995-02-17 1996-09-10 Sun Microsystems, Inc. ASIC bus structure
US5666071A (en) * 1995-12-01 1997-09-09 Advanced Micro Devices, Inc. Device and method for programming high impedance states upon select input/output pads
US5954811A (en) 1996-01-25 1999-09-21 Analog Devices, Inc. Digital signal processor architecture
US5933021A (en) 1996-06-18 1999-08-03 Sun Microsystems, Inc Noise suppression method and circuits for sensitive circuits
KR100207486B1 (en) * 1996-08-20 1999-07-15 윤종용 Circuit for detecting pad signal for semiconductor memory device
US6473788B1 (en) 1996-11-15 2002-10-29 Canon Kabushiki Kaisha Remote maintenance and servicing of a network peripheral device over the world wide web
US5908468A (en) * 1997-10-24 1999-06-01 Advanced Micro Devices, Inc. Data transfer network on a chip utilizing a multiple traffic circle topology
US5803757A (en) * 1997-01-29 1998-09-08 Wang; Tsan-Chi Auto-termination single jack BNC connector
US6069876A (en) * 1997-02-13 2000-05-30 Nortel Networks Corporation Performance monitoring of an ATM Network
KR100278648B1 (en) 1997-04-30 2001-01-15 윤종용 Semiconductor device and interfacing method thereof
US6140956A (en) * 1997-06-25 2000-10-31 Cellutrac, Inc. Vehicle tracking and security system incorporating simultaneous voice and data communication
US6259693B1 (en) 1997-08-28 2001-07-10 Ascend Communications, Inc. Cell combination to utilize available switch bandwidth
US6081570A (en) * 1997-09-02 2000-06-27 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Parallel integrated frame synchronizer chip
US6289494B1 (en) * 1997-11-12 2001-09-11 Quickturn Design Systems, Inc. Optimized emulation and prototyping architecture
US6577157B1 (en) * 1997-11-14 2003-06-10 Altera Corporation Fully programmable I/O pin with memory
US6116962A (en) 1997-11-17 2000-09-12 Xircom Inc Type III PCMCIA card with integrated receptacles for receiving standard communications plugs
US6183307B1 (en) * 1997-11-17 2001-02-06 Xircom, Inc. PC cards with integrated I/O communication receptacles
US6483849B1 (en) 1998-04-17 2002-11-19 Advanced Micro Devices, Inc. Network transceiver having a LED interface operable in parallel and serial modes
US6167026A (en) 1998-05-01 2000-12-26 Emulex Corporation Programmable error control circuit
US6232893B1 (en) 1998-05-27 2001-05-15 Altera Corporation Method and apparatus for programmably providing a power supply voltage to an integrated circuit
KR100327658B1 (en) * 1998-06-29 2002-08-13 주식회사 하이닉스반도체 Data input buffer
US6108801A (en) * 1998-08-11 2000-08-22 Cisco Systems, Inc. Using profiles to perform Bit Error Rate Testing
US6516352B1 (en) 1998-08-17 2003-02-04 Intel Corporation Network interface system and method for dynamically switching between different physical layer devices
US6346827B1 (en) 1998-09-09 2002-02-12 Altera Corporation Programmable logic device input/output circuit configurable as reference voltage input circuit
US6434157B1 (en) 1998-10-06 2002-08-13 Schneider Automation, Inc. MODBUS plus ethernet bridge
US6317804B1 (en) 1998-11-30 2001-11-13 Philips Semiconductors Inc. Concurrent serial interconnect for integrating functional blocks in an integrated circuit device
US6137734A (en) 1999-03-30 2000-10-24 Lsi Logic Corporation Computer memory interface having a memory controller that automatically adjusts the timing of memory interface signals
GB2350531B (en) * 1999-05-26 2001-07-11 3Com Corp High speed parallel bit error rate tester
US6789144B1 (en) 1999-05-27 2004-09-07 Advanced Micro Devices, Inc. Apparatus and method in a network interface device for determining data availability in a random access memory
CN1246012A (en) * 1999-07-14 2000-03-01 邮电部武汉邮电科学研究院 Adaptation method for making internet be compatible with synchronous digital system
CN1250294A (en) * 1999-07-27 2000-04-12 邮电部武汉邮电科学研究院 Adaption method for fusion of Ethernet with synchronizing digital system or synchronizing optical network
US6496880B1 (en) * 1999-08-26 2002-12-17 Agere Systems Inc. Shared I/O ports for multi-core designs
US6651107B1 (en) * 1999-09-21 2003-11-18 Intel Corporation Reduced hardware network adapter and communication
US7349393B2 (en) * 1999-12-02 2008-03-25 Verizon Business Global Llc Method and system for implementing an improved universal packet switching capability in a data switch
SE9904528L (en) 1999-12-10 2001-06-11 Ericsson Telefon Ab L M Terminal and system with two speeds
DE19961131A1 (en) * 1999-12-17 2002-07-18 Siemens Ag Device and method for compensating data transit times
US6859825B1 (en) * 1999-12-29 2005-02-22 Advanced Micro Devices, Inc. System and method enabling configuration of physical layer devices and corresponding link partners for communicating network data via a configuration source or auto-negotiation
JP2001195355A (en) 2000-01-14 2001-07-19 Sony Corp Data processing circuit
US6760781B1 (en) 2000-02-16 2004-07-06 3Com Corporation Intelligent packet transmission engine
JP4489231B2 (en) 2000-02-23 2010-06-23 富士通マイクロエレクトロニクス株式会社 Delay time adjustment method and delay time adjustment circuit
US6338656B1 (en) 2000-03-20 2002-01-15 3Com Corporation Modular jack for Type III PCMCIA cards
DE10023614A1 (en) * 2000-05-15 2001-11-22 Nexpress Solutions Llc Device for the manual exchange of a roller of a duplicating device
US6721313B1 (en) * 2000-08-01 2004-04-13 International Business Machines Corporation Switch fabric architecture using integrated serdes transceivers
WO2002013458A2 (en) 2000-08-07 2002-02-14 Inrange Technologies Corporation Fibre channel switch
JP3885484B2 (en) * 2000-11-07 2007-02-21 カシオ計算機株式会社 Data communication processing apparatus and recording medium
US6658363B2 (en) * 2001-01-18 2003-12-02 Hewlett-Packard Development Company, L.P. Digital data pattern detection methods and arrangements
US6483344B2 (en) * 2001-01-31 2002-11-19 Stmicroelectronics, Inc. Interconnect circuitry for implementing logic functions in a field programmable gate array and method of operation
US20020157030A1 (en) * 2001-04-19 2002-10-24 International Business Machines Corporation Power conservation in communication systems
US7248597B2 (en) * 2001-05-02 2007-07-24 Nvidia Corporation General purpose input/output controller
US6664801B1 (en) * 2001-05-21 2003-12-16 Lsi Logic Corporation IDDQ test methodology based on the sensitivity of fault current to power supply variations
US7280549B2 (en) * 2001-07-09 2007-10-09 Micron Technology, Inc. High speed ring/bus
US7068650B1 (en) * 2001-09-06 2006-06-27 Cisco Technology, Inc. Apparatus and method for SerDes rate matching using symbol interleaving
US7230947B1 (en) 2001-12-14 2007-06-12 Applied Micro Circuits Corporation Minimum latency cut-through switch fabric
US20030120791A1 (en) 2001-12-20 2003-06-26 Weber David M. Multi-thread, multi-speed, multi-mode interconnect protocol controller
US7133416B1 (en) 2002-03-05 2006-11-07 Mcdata Corporation Converting data signals in a multiple communication protocol system area network
US6986085B2 (en) 2002-03-08 2006-01-10 Agilent Technologies, Inc. Systems and methods for facilitating testing of pad drivers of integrated circuits
US7032139B1 (en) 2002-03-18 2006-04-18 Finisar Corporation Bit error rate tester
US7376146B2 (en) 2002-05-16 2008-05-20 Intel Corporation Bus conversion device, system and method
US7136400B2 (en) * 2002-06-21 2006-11-14 International Business Machines Corporation Method and apparatus for multiplexing multiple protocol handlers on a shared memory bus
US6983342B2 (en) 2002-10-08 2006-01-03 Lsi Logic Corporation High speed OC-768 configurable link layer chip
US7373561B2 (en) 2002-10-29 2008-05-13 Broadcom Corporation Integrated packet bit error rate tester for 10G SERDES
US8385188B2 (en) 2002-10-29 2013-02-26 Broadcom Corporation Multi-port, gigabit serdes transceiver capable of automatic fail switchover
US6880078B2 (en) 2002-11-06 2005-04-12 Spirent Communications Xaui extender card
US20050250986A1 (en) * 2004-05-07 2005-11-10 Usgi Medical Inc. Removable apparatus and methods for manipulating and securing tissue
US8375146B2 (en) * 2004-08-09 2013-02-12 SanDisk Technologies, Inc. Ring bus structure and its use in flash memory systems

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833605A (en) * 1984-08-16 1989-05-23 Mitsubishi Denki Kabushiki Kaisha Cascaded information processing module having operation unit, parallel port, and serial port for concurrent data transfer and data processing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1558987A4 *

Also Published As

Publication number Publication date
US8094590B2 (en) 2012-01-10
US20090252160A1 (en) 2009-10-08
US20040117698A1 (en) 2004-06-17
US9330043B2 (en) 2016-05-03
EP1558987B1 (en) 2013-09-11
US20040083077A1 (en) 2004-04-29
US20080186987A1 (en) 2008-08-07
US20120239846A1 (en) 2012-09-20
US7035228B2 (en) 2006-04-25
US20090041060A1 (en) 2009-02-12
US20120072615A1 (en) 2012-03-22
US20040141497A1 (en) 2004-07-22
US7664888B2 (en) 2010-02-16
US8023436B2 (en) 2011-09-20
US20040088444A1 (en) 2004-05-06
US7450529B2 (en) 2008-11-11
US7450530B2 (en) 2008-11-11
US7373561B2 (en) 2008-05-13
EP1558987A4 (en) 2010-06-23
US20060250985A1 (en) 2006-11-09
US7355987B2 (en) 2008-04-08
US7533311B2 (en) 2009-05-12
US8001286B2 (en) 2011-08-16
EP1558987A2 (en) 2005-08-03
WO2004040824A2 (en) 2004-05-13
US20100100651A1 (en) 2010-04-22
US8086762B2 (en) 2011-12-27
EP2592529A1 (en) 2013-05-15
US20040088443A1 (en) 2004-05-06
US20040141531A1 (en) 2004-07-22

Similar Documents

Publication Publication Date Title
WO2004040824A3 (en) A multi-rate, multi-port, gigabit serdes transceiver
US9049124B2 (en) Zero-latency network on chip (NoC)
AU2001251089A1 (en) Cooling module incorporating communication port and related circuits
AU2003295486A1 (en) Interoperability and co-existence between two disparate communication systems
WO2003021635A3 (en) Passivated nanoparticles, method of fabrication thereof, and devices incorporating nanoparticles
AU2001277013A1 (en) Flip chip substrate design
WO2002091212A3 (en) Modular personal device system
WO2006108174A3 (en) Peripheral sharing usb hub
CA2538350A1 (en) Port adapter for high-bandwidth bus
AUPR846401A0 (en) 6-Hydroxy isoflavones, derivatives and medicaments involving same
AU2003256660A1 (en) Integrated mode converter, waveguide, and on-chip function
WO2000036517A3 (en) Interface tap for 1394-enabled serial bus device
WO2003075477A3 (en) High speed configurable transceiver architecture
EP1110351A4 (en) Multi-port packet processor
AU2003261831A1 (en) Inductance device, multilayer substrate with built-in inductance device, semiconductor chip, and chip inductance device
EP1286470A3 (en) Input/output interface and semiconductor integrated circuit having input/output interface
CN104520837A (en) Recursive, all-to-all network topologies
WO2005109659A3 (en) Configurable dsl transceiver
WO2006055122A3 (en) Logic device comprising reconfigurable core logic for use in conjunction with microprocessor-based computer systems
WO2005041257A3 (en) Wireless coupling of stacked dies within system in package
WO2007067423A3 (en) Integrated circuit with configurable bypass capacitance
CA2352379A1 (en) Optical router
WO2003048896A3 (en) Configurable serial bus to couple baseband and application processors
USD611888S1 (en) Aircraft window
WO2003061065A8 (en) A double inverted f antenna

Legal Events

Date Code Title Description
AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003779391

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2003779391

Country of ref document: EP