WO2004053716A2 - Dataflow-synchronized embedded field programmable processor array - Google Patents
Dataflow-synchronized embedded field programmable processor array Download PDFInfo
- Publication number
- WO2004053716A2 WO2004053716A2 PCT/IB2003/005623 IB0305623W WO2004053716A2 WO 2004053716 A2 WO2004053716 A2 WO 2004053716A2 IB 0305623 W IB0305623 W IB 0305623W WO 2004053716 A2 WO2004053716 A2 WO 2004053716A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- processor
- array
- cells
- paths
- cell
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
- G06F15/8023—Two dimensional arrays, e.g. mesh, torus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03775666A EP1573573A2 (en) | 2002-12-12 | 2003-11-28 | Dataflow-synchronized embedded field programmable processor array |
AU2003283685A AU2003283685A1 (en) | 2002-12-12 | 2003-11-28 | Dataflow-synchronized embedded field programmable processor array |
JP2005502339A JP2006510128A (en) | 2002-12-12 | 2003-11-28 | Data flow synchronous embedded field programmable processor array |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US43297102P | 2002-12-12 | 2002-12-12 | |
US60/432,971 | 2002-12-12 | ||
US47516603P | 2003-06-02 | 2003-06-02 | |
US60/475,166 | 2003-06-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2004053716A2 true WO2004053716A2 (en) | 2004-06-24 |
WO2004053716A3 WO2004053716A3 (en) | 2005-03-17 |
Family
ID=32511684
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2003/005623 WO2004053716A2 (en) | 2002-12-12 | 2003-11-28 | Dataflow-synchronized embedded field programmable processor array |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1573573A2 (en) |
JP (1) | JP2006510128A (en) |
KR (1) | KR20050091715A (en) |
AU (1) | AU2003283685A1 (en) |
WO (1) | WO2004053716A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100456278C (en) * | 2004-09-16 | 2009-01-28 | 西门子公司 | Computer with a reconfigurable architecture for integrating a global cellular automaton |
CN112738777A (en) * | 2020-12-24 | 2021-04-30 | 山东高云半导体科技有限公司 | Near field communication device and method, readable storage medium and processor |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1991019268A1 (en) * | 1990-05-29 | 1991-12-12 | Wavetracer, Inc. | Virtual processing address and instruction generator for parallel processor array |
EP0639816A2 (en) * | 1993-08-20 | 1995-02-22 | Actel Corporation | Field programmable digital signal processing array integrated circuit |
US5892962A (en) * | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
WO2000077652A2 (en) * | 1999-06-10 | 2000-12-21 | Pact Informationstechnologie Gmbh | Sequence partitioning in cell structures |
US20020133688A1 (en) * | 2001-01-29 | 2002-09-19 | Ming-Hau Lee | SIMD/MIMD processing on a reconfigurable array |
US6457116B1 (en) * | 1997-10-31 | 2002-09-24 | Broadcom Corporation | Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements |
-
2003
- 2003-11-28 KR KR1020057010653A patent/KR20050091715A/en not_active Application Discontinuation
- 2003-11-28 WO PCT/IB2003/005623 patent/WO2004053716A2/en active Application Filing
- 2003-11-28 AU AU2003283685A patent/AU2003283685A1/en not_active Abandoned
- 2003-11-28 JP JP2005502339A patent/JP2006510128A/en active Pending
- 2003-11-28 EP EP03775666A patent/EP1573573A2/en not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1991019268A1 (en) * | 1990-05-29 | 1991-12-12 | Wavetracer, Inc. | Virtual processing address and instruction generator for parallel processor array |
EP0639816A2 (en) * | 1993-08-20 | 1995-02-22 | Actel Corporation | Field programmable digital signal processing array integrated circuit |
US5892962A (en) * | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
US6457116B1 (en) * | 1997-10-31 | 2002-09-24 | Broadcom Corporation | Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements |
WO2000077652A2 (en) * | 1999-06-10 | 2000-12-21 | Pact Informationstechnologie Gmbh | Sequence partitioning in cell structures |
US20020133688A1 (en) * | 2001-01-29 | 2002-09-19 | Ming-Hau Lee | SIMD/MIMD processing on a reconfigurable array |
Non-Patent Citations (3)
Title |
---|
CALLAHAN T J ET AL: "THE GARP ARCHITECTURE AND C COMPILER" COMPUTER, IEEE COMPUTER SOCIETY, LONG BEACH., CA, US, US, vol. 33, no. 4, April 2000 (2000-04), pages 62-69, XP000948675 ISSN: 0018-9162 * |
CUCCHIARA R ET AL: "RECONFIGURING THE BOUNDARIES OF A MESH-CONNECTED ARRAY OF PROCESSORS WITH RUN-TIME PROGRAMMABLE LOGIC" MICROPROCESSORS AND MICROSYSTEMS, IPC BUSINESS PRESS LTD. LONDON, GB, vol. 17, no. 2, January 1993 (1993-01), pages 67-73, XP000355541 ISSN: 0141-9331 * |
HARBAUM T ET AL: "DESIGN OF A FLEXIBLE COPROCESSOR UNIT" PROCEEDINGS OF THE EUROMICRO CONFERENCE, XX, XX, September 1999 (1999-09), pages 335-342, XP000879556 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100456278C (en) * | 2004-09-16 | 2009-01-28 | 西门子公司 | Computer with a reconfigurable architecture for integrating a global cellular automaton |
CN112738777A (en) * | 2020-12-24 | 2021-04-30 | 山东高云半导体科技有限公司 | Near field communication device and method, readable storage medium and processor |
Also Published As
Publication number | Publication date |
---|---|
WO2004053716A3 (en) | 2005-03-17 |
JP2006510128A (en) | 2006-03-23 |
KR20050091715A (en) | 2005-09-15 |
AU2003283685A1 (en) | 2004-06-30 |
EP1573573A2 (en) | 2005-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6920545B2 (en) | Reconfigurable processor with alternately interconnected arithmetic and memory nodes of crossbar switched cluster | |
US6745317B1 (en) | Three level direct communication connections between neighboring multiple context processing elements | |
JP4241045B2 (en) | Processor architecture | |
US7765382B2 (en) | Propagating reconfiguration command over asynchronous self-synchronous global and inter-cluster local buses coupling wrappers of clusters of processing module matrix | |
US7996652B2 (en) | Processor architecture with switch matrices for transferring data along buses | |
US7188192B2 (en) | Controlling multiple context processing elements based on transmitted message containing configuration data, address mask, and destination indentification | |
US7266672B2 (en) | Method and apparatus for retiming in a network of multiple context processing elements | |
US8107311B2 (en) | Software programmable multiple function integrated circuit module | |
EP0976059B1 (en) | A field programmable processor | |
US7856246B2 (en) | Multi-cell data processor | |
EP0298658A2 (en) | Computational apparatus | |
JPH04233326A (en) | Constructible interconnection structure | |
US9564902B2 (en) | Dynamically configurable and re-configurable data path | |
US20090282213A1 (en) | Semiconductor integrated circuit | |
JP2005508532A5 (en) | ||
US7961004B2 (en) | FPGA having a direct routing structure | |
US20030025132A1 (en) | Inputs and outputs for embedded field programmable gate array cores in application specific integrated circuits | |
Brakensiek et al. | Software radio approach for re-configurable multi-standard radios | |
WO2004053716A2 (en) | Dataflow-synchronized embedded field programmable processor array | |
US20060075213A1 (en) | Modular integration of an array processor within a system on chip | |
US20130007411A1 (en) | Configurable Allocation of Hardware Resources | |
Shan et al. | The Buffered Edge Reconfigurable Cell Array and Its Applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2003775666 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057010653 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038A5832X Country of ref document: CN Ref document number: 2005502339 Country of ref document: JP |
|
WWP | Wipo information: published in national office |
Ref document number: 2003775666 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057010653 Country of ref document: KR |