WO2004072781A3 - Buffered writes and memory page control - Google Patents

Buffered writes and memory page control Download PDF

Info

Publication number
WO2004072781A3
WO2004072781A3 PCT/US2004/000032 US2004000032W WO2004072781A3 WO 2004072781 A3 WO2004072781 A3 WO 2004072781A3 US 2004000032 W US2004000032 W US 2004000032W WO 2004072781 A3 WO2004072781 A3 WO 2004072781A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
transactions
memory page
page control
buffered writes
Prior art date
Application number
PCT/US2004/000032
Other languages
French (fr)
Other versions
WO2004072781A2 (en
Inventor
James Doods
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to JP2005518463A priority Critical patent/JP2006514385A/en
Priority to EP04700072A priority patent/EP1593042A2/en
Publication of WO2004072781A2 publication Critical patent/WO2004072781A2/en
Publication of WO2004072781A3 publication Critical patent/WO2004072781A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means

Abstract

Machine-readable media, methods, and apparatus are described to issue transactions to a memory. In some embodiments, a memory controller may select pending transactions based upon selection criteria and may issue the selected transactions to memory. Further, the memory controller may close a page of the memory accessed by a write transaction in response to determining that the write transaction is the last write transaction of a series of one or more write transactions.
PCT/US2004/000032 2003-02-10 2004-01-02 Buffered writes and memory page control WO2004072781A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2005518463A JP2006514385A (en) 2003-02-10 2004-01-02 Buffered write and memory page control
EP04700072A EP1593042A2 (en) 2003-02-10 2004-01-02 Buffered writes and memory page control

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/364,280 2003-02-10
US10/364,280 US7469316B2 (en) 2003-02-10 2003-02-10 Buffered writes and memory page control

Publications (2)

Publication Number Publication Date
WO2004072781A2 WO2004072781A2 (en) 2004-08-26
WO2004072781A3 true WO2004072781A3 (en) 2005-05-26

Family

ID=32824415

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/000032 WO2004072781A2 (en) 2003-02-10 2004-01-02 Buffered writes and memory page control

Country Status (7)

Country Link
US (1) US7469316B2 (en)
EP (1) EP1593042A2 (en)
JP (1) JP2006514385A (en)
KR (1) KR100824487B1 (en)
CN (1) CN1742264A (en)
TW (1) TWI316179B (en)
WO (1) WO2004072781A2 (en)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7133972B2 (en) 2002-06-07 2006-11-07 Micron Technology, Inc. Memory hub with internal cache and/or memory access prediction
US7117316B2 (en) 2002-08-05 2006-10-03 Micron Technology, Inc. Memory hub and access method having internal row caching
US6888777B2 (en) * 2002-08-27 2005-05-03 Intel Corporation Address decode
US7159066B2 (en) * 2002-08-27 2007-01-02 Intel Corporation Precharge suggestion
US6820181B2 (en) 2002-08-29 2004-11-16 Micron Technology, Inc. Method and system for controlling memory accesses to memory modules having a memory hub architecture
US7120765B2 (en) * 2002-10-30 2006-10-10 Intel Corporation Memory transaction ordering
US7120727B2 (en) 2003-06-19 2006-10-10 Micron Technology, Inc. Reconfigurable memory module and method
US7260685B2 (en) 2003-06-20 2007-08-21 Micron Technology, Inc. Memory hub and access method having internal prefetch buffers
US7389364B2 (en) * 2003-07-22 2008-06-17 Micron Technology, Inc. Apparatus and method for direct memory access in a hub-based memory system
US7076617B2 (en) * 2003-09-30 2006-07-11 Intel Corporation Adaptive page management
US7120743B2 (en) 2003-10-20 2006-10-10 Micron Technology, Inc. Arbitration system and method for memory responses in a hub-based memory system
US7310703B2 (en) * 2003-10-23 2007-12-18 Hewlett-Packard Development Company, L.P. Methods of reading and writing data
US7457936B2 (en) * 2003-11-19 2008-11-25 Intel Corporation Memory access instruction vectorization
US7330992B2 (en) 2003-12-29 2008-02-12 Micron Technology, Inc. System and method for read synchronization of memory modules
US7188219B2 (en) 2004-01-30 2007-03-06 Micron Technology, Inc. Buffer control system and method for a memory system having outstanding read and write request buffers
US7788451B2 (en) * 2004-02-05 2010-08-31 Micron Technology, Inc. Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
US7257683B2 (en) 2004-03-24 2007-08-14 Micron Technology, Inc. Memory arbitration system and method having an arbitration packet protocol
US7519788B2 (en) 2004-06-04 2009-04-14 Micron Technology, Inc. System and method for an asynchronous data buffer having buffer write and read pointers
US20060080574A1 (en) * 2004-10-08 2006-04-13 Yasushi Saito Redundant data storage reconfiguration
US7353301B2 (en) * 2004-10-29 2008-04-01 Intel Corporation Methodology and apparatus for implementing write combining
JP4804803B2 (en) * 2005-06-08 2011-11-02 京セラミタ株式会社 Memory access control device and computer program
JP4569628B2 (en) * 2007-12-28 2010-10-27 日本電気株式会社 Load store queue control method and control system thereof
JP2009157887A (en) * 2007-12-28 2009-07-16 Nec Corp Method and system for controlling load store queue
US7957216B2 (en) * 2008-09-30 2011-06-07 Intel Corporation Common memory device for variable device width and scalable pre-fetch and page size
US8838901B2 (en) 2010-05-07 2014-09-16 International Business Machines Corporation Coordinated writeback of dirty cachelines
US8683128B2 (en) 2010-05-07 2014-03-25 International Business Machines Corporation Memory bus write prioritization
US8996817B2 (en) * 2012-07-12 2015-03-31 Harman International Industries, Inc. Memory access system
US10474389B2 (en) * 2016-07-05 2019-11-12 Hewlett Packard Enterprise Development Lp Write tracking for memories
CN116991611A (en) * 2023-05-22 2023-11-03 苏州科美信息技术有限公司 Memory page subdivision state identification method, system, equipment and storage medium

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4354232A (en) * 1977-12-16 1982-10-12 Honeywell Information Systems Inc. Cache memory command buffer circuit
US5666494A (en) * 1995-03-31 1997-09-09 Samsung Electronics Co., Ltd. Queue management mechanism which allows entries to be processed in any order
US5953743A (en) * 1997-03-12 1999-09-14 Micron Electronics, Inc. Method for accelerating memory bandwidth

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6505282B1 (en) 1994-11-30 2003-01-07 Intel Corporation Method and apparatus for determining memory types of a multi-type memory subsystem where memory of the different types are accessed using column control signals with different timing characteristics
US6725349B2 (en) 1994-12-23 2004-04-20 Intel Corporation Method and apparatus for controlling of a memory subsystem installed with standard page mode memory and an extended data out memory
TW388982B (en) 1995-03-31 2000-05-01 Samsung Electronics Co Ltd Memory controller which executes read and write commands out of order
US5603010A (en) 1995-12-28 1997-02-11 Intel Corporation Performing speculative system memory reads prior to decoding device code
US6128716A (en) 1998-01-23 2000-10-03 Motorola Inc. Memory controller with continuous page mode and method therefor
US6742098B1 (en) 2000-10-03 2004-05-25 Intel Corporation Dual-port buffer-to-memory interface
US6269433B1 (en) 1998-04-29 2001-07-31 Compaq Computer Corporation Memory controller using queue look-ahead to reduce memory latency
US6219765B1 (en) * 1998-08-03 2001-04-17 Micron Technology, Inc. Memory paging control apparatus
US6219764B1 (en) * 1998-08-03 2001-04-17 Micron Technology, Inc. Memory paging control method
US6556952B1 (en) * 2000-05-04 2003-04-29 Advanced Micro Devices, Inc. Performance monitoring and optimizing of controller parameters
US6400631B1 (en) 2000-09-15 2002-06-04 Intel Corporation Circuit, system and method for executing a refresh in an active memory bank
US6697888B1 (en) 2000-09-29 2004-02-24 Intel Corporation Buffering and interleaving data transfer between a chipset and memory modules
US6553449B1 (en) 2000-09-29 2003-04-22 Intel Corporation System and method for providing concurrent row and column commands
US6785793B2 (en) * 2001-09-27 2004-08-31 Intel Corporation Method and apparatus for memory access scheduling to reduce memory access latency
US6507530B1 (en) 2001-09-28 2003-01-14 Intel Corporation Weighted throttling mechanism with rank based throttling for a memory system
US6766385B2 (en) 2002-01-07 2004-07-20 Intel Corporation Device and method for maximizing performance on a memory interface with a variable number of channels
US6795899B2 (en) 2002-03-22 2004-09-21 Intel Corporation Memory system with burst length shorter than prefetch length
US20040015645A1 (en) 2002-07-19 2004-01-22 Dodd James M. System, apparatus, and method for a flexible DRAM architecture
US6888777B2 (en) 2002-08-27 2005-05-03 Intel Corporation Address decode
US7159066B2 (en) 2002-08-27 2007-01-02 Intel Corporation Precharge suggestion
KR100472416B1 (en) 2002-11-01 2005-03-11 삼성전자주식회사 Device and Method for Controlling Packet Flow
US7404047B2 (en) 2003-05-27 2008-07-22 Intel Corporation Method and apparatus to improve multi-CPU system performance for accesses to memory

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4354232A (en) * 1977-12-16 1982-10-12 Honeywell Information Systems Inc. Cache memory command buffer circuit
US5666494A (en) * 1995-03-31 1997-09-09 Samsung Electronics Co., Ltd. Queue management mechanism which allows entries to be processed in any order
US5953743A (en) * 1997-03-12 1999-09-14 Micron Electronics, Inc. Method for accelerating memory bandwidth

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ZHAO ZHANG ET AL: "A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality", 10 December 2000, MICRO-33. PROCEEDINGS OF THE 33RD. ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE. MONTEREY, CA, DEC. 10 - 13, 2000, PROCEEDINGS OF THE ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, LOS ALAMITOS, CA : IEEE COMP. SOC, US,, ISBN: 0-7695-0924-X, XP010528873 *

Also Published As

Publication number Publication date
EP1593042A2 (en) 2005-11-09
US7469316B2 (en) 2008-12-23
WO2004072781A2 (en) 2004-08-26
KR20050108352A (en) 2005-11-16
CN1742264A (en) 2006-03-01
KR100824487B1 (en) 2008-04-22
TW200508859A (en) 2005-03-01
JP2006514385A (en) 2006-04-27
TWI316179B (en) 2009-10-21
US20040158677A1 (en) 2004-08-12

Similar Documents

Publication Publication Date Title
WO2004072781A3 (en) Buffered writes and memory page control
WO2006064497A3 (en) A method of handling limitations on the order of writing to a non-volatile memory
HK1076522A1 (en) Precharge suggestion
DE60232367D1 (en) METHOD FOR DYNAMICALLY SETTING A MEMORY PAD STRATEGY
WO2002017327A3 (en) Memory device having posted write per command
MY135115A (en) Portable data storage device using memory address mapping table
DE60135871D1 (en) PANEL CONTROL IS DESIGNED FOR NON-SEQUENTIAL PERFORMANCE OF WRITE OPERATIONS
AU2003213840A1 (en) Memory system with burst length shorter than prefetch length
WO2007002413A3 (en) Non-dram indicator and method of accessing data not stored in dram array
DE602005020627D1 (en) DYNAMIC LOADING OF VIRTUAL VOLUME DATA IN A VIRTUAL BANDSERVER
WO2004040453A3 (en) Method and apparatus for grouping pages within a block
TW200620305A (en) Memory card, semiconductor device, and method of controlling semiconductor memory
WO2007062256A3 (en) Microcontroller based flash memory digital controller system
WO2007129304A3 (en) High-capacity sim storage control
WO2005006196A3 (en) Data integrety of a non valatile cache upon os cache driver operation
TW200729206A (en) Method of controlling memory and memory system thereof
TW200834304A (en) Non-volatile semiconductor memory system and data write method thereof
EP1818941A3 (en) Semiconductor memory and data access method
TW374179B (en) Column selection line signal controller of semiconductor memory device and column selection controlling method
WO2006121874A3 (en) Memory device and method having a data bypass path to allow rapid testing and calibration
WO2006014395A3 (en) Memory systems and methods
EP1582971A3 (en) Diskarray system
WO2006086518A3 (en) Rf tag system with single step read and write commands
DE60323151D1 (en) METHOD FOR SWITCHING BETWEEN READING AND WRITING IN A MEMORY CONTROLLER
TW200707453A (en) Information processing apparatus and method, memory control device and method, recording medium, and program

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REEP Request for entry into the european phase

Ref document number: 2004700072

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2004700072

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 20048027723

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2005518463

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1020057014759

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2004700072

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020057014759

Country of ref document: KR