WO2004084320A2 - Flip-chip light emitting diode with a thermally stable multiple layer reflective p-type contact - Google Patents

Flip-chip light emitting diode with a thermally stable multiple layer reflective p-type contact Download PDF

Info

Publication number
WO2004084320A2
WO2004084320A2 PCT/US2004/008514 US2004008514W WO2004084320A2 WO 2004084320 A2 WO2004084320 A2 WO 2004084320A2 US 2004008514 W US2004008514 W US 2004008514W WO 2004084320 A2 WO2004084320 A2 WO 2004084320A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
light emitting
flip chip
emitting diode
bonding
Prior art date
Application number
PCT/US2004/008514
Other languages
French (fr)
Other versions
WO2004084320A3 (en
Inventor
Hari S. Venugopalan
Original Assignee
Gelcore Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gelcore Llc filed Critical Gelcore Llc
Publication of WO2004084320A2 publication Critical patent/WO2004084320A2/en
Publication of WO2004084320A3 publication Critical patent/WO2004084320A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/40—Materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26—Materials of the light emitting region
    • H01L33/30—Materials of the light emitting region containing only elements of group III and group V of the periodic system
    • H01L33/32—Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen

Abstract

A p-type contact (30) is disclosed for flip chip bonding and electrically contacting a p-type group III-nitride layer (28) of a group III-nitride flip chip light emitting diode die (10) with a bonding pad (60). A first palladium layer (42) is disposed on the p-type group III-nitride layer (28). The first palladium layer (42) is diffused through a native oxide of the p-type group III-nitride layer (28) to make electrical contact with the p-type group III-nitride layer (28). A reflective silver layer (44) is disposed on the first palladium layer (42). A second palladium layer (46) is disposed on the silver layer (44). A bonding stack (48) including at least two layers (50, 52, 54) is disposed on the second palladium layer (46). The bonding stack (48) is adapted for flip chip bonding the p-type layer (28) to the bonding pad (60).

Description

FLIP-CHIP LIGHT EMITTING DIODE WITH A THERMALLY STABLE MULTIPLE LAYER REFLECTIVE P-TYPE CONTACT
BACKGROUND
The present invention relates to the electronics arts. It is especially relates to flip-chip bonded group Ill-nitride light emitting diodes for lighting applications, and will be described with particular reference thereto. However, the invention also finds application in conjunction with other types of flip-chip bonded light emitting diodes, and in die-bonding of other optoelectronic devices such as vertical cavity surface emitting lasers (VCSELs).
In the flip-chip mounting configuration, a light emitting diode with a light-transmissive substrate and front-side electrodes is bonded "face down" to bonding bumps of a mount, that is, with the epitaxial layers proximate to the mount and the light-transmissive substrate distal from the mount. The flip-chip arrangement has a number of advantages, including improved thermal heat sinking due to the proximity of the front-side active layers to the heat sinking substrate, and elimination of electrode shadowing losses. In one such device, a group Ill-nitride light emitting diode that includes active group Ill-nitride layers on a light-transmissive sapphire or silicon carbide substrate is flip-chip bonded.
The p-type electrode of a flip-chip light emitting diode performs several tasks, including providing ohmic contacts to the active layers, efficiently reflecting light to contribute to light extraction, and providing thermal pathways for removing heat from the active layers during device operation. Moreover, the electrodes should be thermally stable at typical bonding temperatures, and should not degrade with use over time. For group Ill-nitride light emitting diodes, nickel/aluminum (Ni/AI) and nickel/silver (Ni/Ag) reflecting electrodes for are known for contacting the p-type side of the diode. However, both these electrodes have problems. Ni/AI electrodes exhibit poor temperature stability, with substantial degradation of reflectivity at temperatures above 250 °C. Ni/AI electrodes can show a reduction in reflectivity of about one-third, down to below 50% reflectance, after a 350 °C anneal, with corresponding decreases in light output of the light emitting diodes. Hence, Ni/AI electrodes are not thermally stable at temperatures typically used in soldering or otherwise flip-chip bonding the light emitting diode.
Ni/Ag electrodes tend to show better temperature stability. However, the silver of the Ni/Ag electrodes can migrate laterally with use over time. Migrating silver that reaches a sidewall of the device mesa produces an electrical shunting path that degrades device performance and can even produce catastrophic device shorting. Devices with Ni/Ag electrodes can exhibit catastrophic failure, and such catastrophic failure is typically experienced inside of 2000 operating hours.
BRIEF SUMMARY
According to one embodiment, a p-type contact is disclosed for flip chip bonding and electrically contacting a p-type group Ill-nitride layer of a group Ill-nitride flip chip light emitting diode die with a bonding pad. A first palladium layer is disposed on the p-type group Ill-nitride layer. The first palladium layer is diffused through a native oxide of the p-type group Ill-nitride layer to make electrical contact with the p-type group Ill-nitride layer. A reflective silver layer is disposed on the first palladium layer. A second palladium layer is disposed on the silver layer. A bonding stack including at least two layers is disposed on the second palladium layer. The bonding stack is adapted for flip chip bonding the p-type layer to the bonding pad.
According to another embodiment, a flip chip light emitting diode die is disclosed, including a light-transmissive substrate. A plurality of semiconductor layers are disposed on the light-transmissive substrate. The semiconductor layers include a p-type layer and an n-type layer. An n- electrode is formed on the n-type layer for electrically contacting a first bonding pad of an associated mount. A p-electrode is formed on the p-type layer for electrically contacting a second bonding pad of the associated mount. The p-electrode includes: an oxide diffusion layer disposed on the p- type layer that is diffused through a native oxide of the p-type layer to make electrical contact with the p-type layer; a reflective layer disposed on the oxide diffusion layer, the reflective layer being highly reflective for light generated by the semiconductor layers; and a bonding layer disposed on the reflective layer, the bonding layer being adapted for flip chip bonding the flip chip light emitting diode die to bonding pads.
According to yet another embodiment, a method is provided for flip chip bonding a group Ill-nitride layer of a flip chip group Ill-nitride light emitting diode die. A metal stack is deposited. The depositing includes depositing at least an oxide diffusion layer, a reflective layer, and a bonding layer in that order on the group Ill-nitride layer. The metal stack is annealed at an effective temperature for effecting improved electrical contact with the group Ill-nitride layer without inducing a reaction between the oxide diffusion layer and the group Ill-nitride layer.
Numerous advantages and benefits of the present invention will become apparent to those of ordinary skill in the art upon reading and understanding the present specification.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention may take form in various components and arrangements of components, and in various process operations and arrangements of process operations. The drawings are only for purposes of illustrating preferred embodiments and are not to be construed as limiting the invention. In the cross-sectional views, layer thicknesses are exaggerated for visual clarity, and are therefore not drawn to scale.
FIGURE 1 shows a cross-sectional view of a flip chip group III- nitride light emitting diode.
FIGURE 2 shows a cross-sectional view of the p-type contact of the light emitting diode of FIGURE 1. FIGURE 3 shows on-wafer measurements of forward voltage (Vf) for light emitting diodes with nickel/aluminum based contacts (left hand side) and for light emitting diodes with palladium/silver based contacts (right hand side) as-deposited, after a 250 °C anneal, and after a 300 °C anneal. FIGURE 4 shows measurements of forward voltage (Vf) for light emitting diodes on a submount with nickel/aluminum based contacts (left hand side) and for light emitting diodes with palladium/silver based contacts (right hand side), both after 300 °C annealing.
FIGURE 5 shows optical power measurements for light emitting diodes on a submount with nickel/aluminum based contacts (left hand side) and for light emitting diodes with palladium/silver based contacts (right hand side), both after 300 °C annealing.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
With reference to FIGURE 1, a flip-chip light emitting diode device 10 includes a light emitting diode die 12 mounted in flip chip fashion to a mount 14. The light emitting diode die 12 includes a light-transmissive substrate 20, which in a preferred embodiment is a substantially transparent sapphire or silicon carbide substrate. A plurality of semiconductor layers 22 are formed on the light-transmissive substrate 20 by metalorganic chemical vapor deposition (also referred to as organometallic vapor phase epitaxy and similar nomenclatures), molecular beam epitaxy, chemical beam epitaxy, or another epitaxial film deposition technique. In a preferred embodiment, the semiconductor layers 22 are selected group Ill-nitride layers such as GaN layers, AIN layers, InN layers, and ternary and quaternary alloys thereof. The semiconductor layers 22 define a light emitting structure that emits light when suitably electrically energized. In one specific embodiment, the semiconductor layers 22 include an n-type GaN layer 24, an active region 26, and a p-type GaN layer 28. The active region 26 can include a single layer of InN, GaN, lnxGa-ι-xN (0<x<1) or the like, or the active region 26 can include a plurality of layers defining, for example, a single- or multiple- quantum well or superlattice active region. A group Ill-nitride-based structure typically emits light in the blue to ultraviolet spectral range, with the specific emission spectrum dependent upon the layer compositions, thicknesses, presence of certain impurities, and other features. Optionally, the semiconductor layers 22 include additional layers, such as AIxGa-ι-χN cladding layers, a current-spreading layer, a buffer layer for promoting epitaxial growth, or the like. Those skilled in the art can readily select semiconductor layer thicknesses, materials, layer sequences, dopants and doping levels, and the like that are adapted for specific light emission applications. For example, group Ill-phosphide materials and group Ill-arsenide materials emit light in the visible to near infrared spectrum. Moreover, the device die can be another type of optoelectronic device, such as a vertical cavity surface emitting laser (VCSEL).
The semiconductor layers 22 are lithographically processed to remove portions of the active region 26 and the p-type GaN 28 to define device mesas. At least one electrode 30 is formed on the p-type GaN layer 28 atop the mesa, and at least one electrode 32 is formed on the n-GaN layer 24 where it is exposed by the lithographic processing. The p-type electrode or p- electrode 30 is preferably a multiple layer stack, including an oxide diffusion layer 42, a reflective layer 44, a migration suppressing layer 46, and a bonding stack 48. The oxide diffusion layer 42 is preferably a palladium layer having a thickness between about five nanometers and about twenty nanometers. Palladium penetrates an oxide of the p-type group Ill-nitride layer, but advantageously does not react substantially with p-type group Ill- nitride material. Thus, palladium produces an interface that remains thermally stable at temperatures of as high as 300 °C or higher. Palladium is effective at penetrating the oxide layer of the group Ill-nitride material even in the as- deposited condition. However, annealing at about 250 °C improves the electrical contact. Although palladium is preferred, other metals that penetrate the oxide and provide a thermally stable interface with the group Ill-nitride material at elevated temperatures can also be used for the oxide diffusion layer.
The reflective layer 44 is preferably a silver layer. The silver layer 44 should be thick enough to be substantially optically opaque for light generated by the light emitting diode die 12, and to exhibit reflectivity properties substantially similar to those of bulk silver. Although silver is preferred, other reflective metals such as aluminum or rhodium can be used. However, rhodium is generally more expensive than silver, while aluminum tends to mix with the palladium at elevated temperatures. A disadvantage of silver is that it has a tendency toward electrolytic migration. The migration suppression layer 46 is preferably disposed over the silver reflective layer 44 to reduce silver migration. Because silver-palladium combinations have greater resistance to migration than silver, the migration suppression layer 46 is preferably a palladium layer. With continuing reference to FIGURE 1 and with further reference to FIGURE 2, the bonding stack 48 is preferably a multiple layer metal stack, including an adhesion layer 50, a diffusion-blocking layer 52, and a bonding layer 54. The adhesion layer 50 is suitably titanium, while the bonding layer 54 is preferably gold, which provides a good bonding surface for a variety of bonding methods. For thermosonic bonding, thermocompression bonding, or the like, the diffusion-blocking layer 52 is preferably a platinum layer. For solder bonding, the diffusion-blocking layer 52 is preferably nickel. Although a three layer bonding stack 48 is preferred, the bonding stack 48 can instead consist of a single layer, two layers, or more than three layers.
In one suitable embodiment, the n-type contact 32 includes an adhesion layer 50', a diffusion-blocking layer 52", and a bonding layer 54", which are optionally deposited at the same time as the corresponding adhesion layer 50, diffusion-blocking layer 52, and bonding layer 54 of the p- type contact 30. The flip-chip light emitting diode die 12 is bonded to bonding pads 60 that laterally align with the contacts 30, 32. The bonding can be by solder bumps 64, by thermosonic bonding to gold-coated copper bumps, or the like. Optionally, the bonding bump that secures the p-type electrode 30 can be an array of bonding bumps laterally distributed to conform with the area of the p-type contact 30.
In a preferred fabrication process, the p-type group Ill-nitride layer 48 is cleaned with hydrochloric acid followed by a piranha etch. Although the cleaning or etching may substantially remove oxides from the p-type group Ill-nitride layer 28, it will be appreciated that exposure to air during subsequent processing will typically result in at least some oxide forming on the p-type group Ill-nitride layer 28 prior to metal deposition. Thus, wafer cleaning and etching generally does not obviate the usefulness of the oxide diffusion layer 42. The p-type group Ill-nitride layer 28 is then lithographically patterned, followed by deposition of the metal layers 42, 44, 46, 48, which can be deposited in a single deposition process or in multiple deposition processes. Substantially any suitable thin film deposition technique or combination of techniques, such as thermal evaporation, electron beam evaporation, sputtering, electroplating, or the like can be employed. Subsequently, the n-type contact 32 is defined and the device is optionally protected with a dielectric layer (not shown) having windows through which the electrodes 30, 32 are exposed.
The semiconductor device including the p-type electrode 30 is annealed at 250 °C. At this temperature, the palladium layers 42, 46 and silver layer 44 do not intermix, the palladium layer 42 remains substantially unreacted with the p-type group Ill-nitride layer 28, and the silver does not diffuse to the p-type group Ill-nitride layer 28. The palladium/group Ill-nitride interface and the palladium/silver interfaces remain substantially chemically abrupt during the 250 °C anneal.
For manufacturability, the above fabrication processes are preferably performed as wafer-level processes. After the 250 °C anneal, the wafer is diced to separate individual dice 12, which are flip-chip bonded to the submount or other support 14. In the case where the reflective layer 44 is aluminum, subsequent processing should be limited to temperatures at or below about 250 °C to avoid thermal degradation of the contact. For the preferred embodiment in which the reflective layer 44 is silver, the superior thermal stability of the silver/palladium interfaces enables subsequent processing at temperatures of 300 °C or higher. Palladium/silver based electrodes have been experimentally compared with nickel/aluminum based electrodes. The palladium/silver based electrodes exhibited superior thermal stability, as seen with reference to FIGURES 3-5. With reference to FIGURE 3, the superior thermal stability of the forward voltage of a light emitting diode employing palladium/silver based contacts is illustrated. The left-hand side of FIGURE 3 shows that the nickel/aluminum based contact had a substantial increase in forward voltage after annealing at 300 °C, compared with the palladium/silver based contact shown on the right-hand side of FIGURE 3. The forward voltages were measured using on-wafer probing.
With reference to FIGURE 4, forward voltage data measured on light emitting diode dice annealed at 300 °C and flip-chip bonded to a sub- mount are shown. The devices with nickel/aluminum based contacts and with palladium/silver based contacts were fabricated from the same wafer. The devices with palladium/silver based p-type contacts exhibited reduced forward voltages compared with devices with nickel/aluminum contacts.
With reference to FIGURE 5, an optical power measurement comparison is shown. The data of FIGURES 4 and 5 were collected from the same devices. The devices with palladium/silver based p-type contacts exhibited higher optical power outputs compared with devices with nickel/aluminum contacts. The combination of reduced forward voltage and increased optical power output provide an increase in wall plug efficiency of around 19% for the devices employing palladium/silver based contacts compared with the devices employing nickel/aluminum based contacts.
The invention has been described with reference to the preferred embodiments. Obviously, modifications and alterations will occur to others upon reading and understanding the preceding detailed description. It is intended that the invention be construed as including all such modifications and alterations insofar as they come within the scope of the appended claims or the equivalents thereof.

Claims

WHAT IS CLAIMED IS:
1. A p-type contact for flip chip bonding and electrically contacting a p-type group Ill-nitride layer of a group Ill-nitride flip chip light emitting diode die with a bonding pad, the p-type contact including: a first palladium layer disposed on the p-type group Ill-nitride layer, the first palladium layer being diffused through a native oxide of the p-type group Ill-nitride layer to make electrical contact with the p-type group Ill-nitride layer; a reflective silver layer disposed on the first palladium layer; a second palladium layer disposed on the silver layer; and a bonding stack including at least two layers disposed on the second palladium layer, the bonding stack being adapted for flip chip bonding the p- type layer to the bonding pad.
2. The flip chip light emitting diode as set forth in claim 1 , wherein the first palladium layer is substantially unreacted with the p-type group III- nitride layer.
3. The flip chip light emitting diode as set forth in claim 1 , wherein interfaces between the first palladium layer and the silver layer and between the silver layer and the second palladium layer are chemically abrupt.
4. The flip chip light emitting diode as set forth in claim 1 , wherein the bonding stack includes: an adhesion layer; and a bonding layer.
5. The flip chip light emitting diode as set forth in claim 4, wherein the adhesion layer is a titanium layer and the bonding layer is a gold layer.
6. The flip chip light emitting diode as set forth in claim 5, wherein the bonding stack further includes: a diffusion barrier layer disposed between the adhesion layer and the bonding layer.
7. The flip chip light emitting diode as set forth in claim 6, wherein the diffusion barrier layer is selected from a group consisting of a nickel layer, a platinum layer, and a stack including a nickel layer and a platinum layer.
8. The flip chip light emitting diode as set forth in claim 1 , wherein the first palladium layer has a thickness between about 5 nanometers and about 20 nanometers inclusive.
9. A flip chip light emitting diode die including: a light-transmissive substrate; a plurality of semiconductor layers disposed on the light-transmissive substrate, the semiconductor layers including a p-type layer and an n-type layer; an n-electrode formed on the n-type layer for electrically contacting a first bonding pad of an associated mount; and a p-electrode formed on the p-type layer for electrically contacting a second bonding pad of the associated mount, the p-electrode including: an oxide diffusion layer disposed on the p-type layer that is diffused through a native oxide of the p-type layer to make electrical contact with the p-type layer, a reflective layer disposed on the oxide diffusion layer, the reflective layer being highly reflective for light generated by the semiconductor layers, and a bonding layer disposed on the reflective layer, the bonding layer being adapted for flip chip bonding the flip chip light emitting diode die to bonding pads.
10. The flip chip light emitting diode as set forth in claim 9, wherein the oxide diffusion layer is substantially unreacted with the p-type layer.
11. The flip chip light emitting diode as set forth in claim 9, wherein the oxide diffusion layer is a palladium layer.
12. The flip chip light emitting diode as set forth in claim 11 , wherein the oxide diffusion layer has a thickness between about 5 nanometers and about 20 nanometers inclusive.
13. The flip chip light emitting diode as set forth in claim 11, wherein the reflective layer is a silver layer.
14. The flip chip light emitting diode as set forth in claim 13, further including: a migration suppressing layer disposed between the reflective layer and the bonding layer.
15. The flip chip light emitting diode as set forth in claim 14, wherein the migration suppressing layer is a palladium layer.
16. The flip chip light emitting diode as set forth in claim 15, wherein the bonding layer includes: an adhesion layer disposed on the migration suppression layer; a diffusion barrier layer disposed on the adhesion layer; and a bonding layer disposed on the adhesion layer.
17. The flip chip light emitting diode as set forth in claim 16, wherein the adhesion layer includes a titanium layer and the bonding layer includes a gold layer.
18. The flip chip light emitting diode as set forth in claim 17, wherein the diffusion barrier layer is selected from a group consisting of a platinum layer and a nickel layer.
19. The flip chip light emitting diode as set forth in claim 13, wherein the palladium oxide diffusion layer and the reflective silver layer have a substantially chemically abrupt interface therebetween.
20. The flip chip light emitting diode as set forth in claim 13, wherein the oxide diffusion layer prevents intermixing between the reflective silver layer and the p-type layer.
21. The flip chip light emitting diode as set forth in claim 13, wherein the p-type layer is a p-type group Ill-nitride layer.
22. The flip chip light emitting diode as set forth in claim 13, wherein the reflective layer is substantially optically opaque for light generated by the plurality of semiconductor layers.
23. A method for flip chip bonding a group Ill-nitride layer of a flip chip group Ill-nitride light emitting diode die, the method including: depositing a metal stack including depositing at least an oxide diffusion layer, a reflective layer, and a bonding layer in that order on the group Ill- nitride layer; and annealing the metal stack at an effective temperature for effecting improved electrical contact with the group Ill-nitride layer without inducing a reaction between the oxide diffusion layer and the group Ill-nitride layer.
24. The method as set forth in claim 23, wherein the effective temperature of the annealing maintains a chemically abrupt interface between the oxide diffusion layer and the reflective layer.
25. The method as set forth in claim 23, wherein the effective temperature of the annealing is about 250 °C.
26. The method as set forth in claim 23, wherein the oxide diffusion layer is a palladium layer, the reflective layer is a silver layer, and the method further includes: at least one process performed subsequent to the defining of the metal stack, the at least one process including heating the metal stack to a temperature of 300 °C or higher.
27. The method as set forth in claim 23, wherein the oxide diffusion layer is a palladium layer, the reflective layer is a silver layer, and the depositing a metal stack further includes: depositing a migration suppressing layer on the reflective layer, the bonding layer being deposited on the migration suppressing layer.
28. The method as set forth in claim 27, wherein the migration suppressing layer is a palladium layer.
PCT/US2004/008514 2003-03-19 2004-03-19 Flip-chip light emitting diode with a thermally stable multiple layer reflective p-type contact WO2004084320A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/249,163 2003-03-19
US10/249,163 US7141828B2 (en) 2003-03-19 2003-03-19 Flip-chip light emitting diode with a thermally stable multiple layer reflective p-type contact

Publications (2)

Publication Number Publication Date
WO2004084320A2 true WO2004084320A2 (en) 2004-09-30
WO2004084320A3 WO2004084320A3 (en) 2005-04-14

Family

ID=32987014

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/008514 WO2004084320A2 (en) 2003-03-19 2004-03-19 Flip-chip light emitting diode with a thermally stable multiple layer reflective p-type contact

Country Status (2)

Country Link
US (2) US7141828B2 (en)
WO (1) WO2004084320A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7823393B2 (en) 2003-02-07 2010-11-02 Light Engines Corporation Peltier cooling systems with high aspect ratio

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6831302B2 (en) * 2003-04-15 2004-12-14 Luminus Devices, Inc. Light emitting devices with improved extraction efficiency
US7274043B2 (en) * 2003-04-15 2007-09-25 Luminus Devices, Inc. Light emitting diode systems
US7105861B2 (en) * 2003-04-15 2006-09-12 Luminus Devices, Inc. Electronic device contact structures
US7262550B2 (en) * 2003-04-15 2007-08-28 Luminus Devices, Inc. Light emitting diode utilizing a physical pattern
US7211831B2 (en) * 2003-04-15 2007-05-01 Luminus Devices, Inc. Light emitting device with patterned surfaces
US7521854B2 (en) * 2003-04-15 2009-04-21 Luminus Devices, Inc. Patterned light emitting devices and extraction efficiencies related to the same
US7166871B2 (en) * 2003-04-15 2007-01-23 Luminus Devices, Inc. Light emitting systems
US7667238B2 (en) * 2003-04-15 2010-02-23 Luminus Devices, Inc. Light emitting devices for liquid crystal displays
US7084434B2 (en) * 2003-04-15 2006-08-01 Luminus Devices, Inc. Uniform color phosphor-coated light-emitting diode
US20040259279A1 (en) * 2003-04-15 2004-12-23 Erchak Alexei A. Light emitting device methods
US7074631B2 (en) * 2003-04-15 2006-07-11 Luminus Devices, Inc. Light emitting device methods
US7083993B2 (en) * 2003-04-15 2006-08-01 Luminus Devices, Inc. Methods of making multi-layer light emitting devices
US7098589B2 (en) * 2003-04-15 2006-08-29 Luminus Devices, Inc. Light emitting devices with high light collimation
KR100826424B1 (en) * 2003-04-21 2008-04-29 삼성전기주식회사 Semiconductor type light emitting diode and manufacturing method thereof
DE102004036295A1 (en) * 2003-07-29 2005-03-03 GELcore, LLC (n.d.Ges.d. Staates Delaware), Valley View Fabrication of flip-chip light emitting diode device by fabricating light emitting diode devices on epitaxial wafer, dicing the epitaxial wafer, flip chip bonding the device die to mount, and reducing thickness of growth substrate
US7344903B2 (en) * 2003-09-17 2008-03-18 Luminus Devices, Inc. Light emitting device processes
US7341880B2 (en) * 2003-09-17 2008-03-11 Luminus Devices, Inc. Light emitting device processes
KR20050051920A (en) * 2003-11-28 2005-06-02 삼성전자주식회사 Flip-chip type light emitting device and method of manufacturing the same
US7450311B2 (en) * 2003-12-12 2008-11-11 Luminus Devices, Inc. Optical display systems and methods
US7667236B2 (en) * 2003-12-24 2010-02-23 Lumination Llc Optimized contact design for thermosonic bonding of flip-chip devices
JP4954712B2 (en) * 2003-12-24 2012-06-20 ジーイー ライティング ソリューションズ エルエルシー Sapphire laser lift-off from nitride flip chip
US7462861B2 (en) * 2004-04-28 2008-12-09 Cree, Inc. LED bonding structures and methods of fabricating LED bonding structures
US7557380B2 (en) * 2004-07-27 2009-07-07 Cree, Inc. Light emitting devices having a reflective bond pad and methods of fabricating light emitting devices having reflective bond pads
US20060038188A1 (en) * 2004-08-20 2006-02-23 Erchak Alexei A Light emitting diode systems
EP2426743B1 (en) * 2004-10-22 2019-02-20 Seoul Viosys Co., Ltd GaN compound semiconductor light emitting element and method of manufacturing the same
US7692207B2 (en) * 2005-01-21 2010-04-06 Luminus Devices, Inc. Packaging designs for LEDs
US7170100B2 (en) 2005-01-21 2007-01-30 Luminus Devices, Inc. Packaging designs for LEDs
TWI292631B (en) * 2005-02-05 2008-01-11 Epistar Corp Light emitting diode and method of the same
US20070045640A1 (en) 2005-08-23 2007-03-01 Erchak Alexei A Light emitting devices for liquid crystal displays
JP2007158132A (en) * 2005-12-06 2007-06-21 Toyoda Gosei Co Ltd Group iii nitride-based compound semiconductor element and manufacturing method thereof
JP2007184411A (en) * 2006-01-06 2007-07-19 Sony Corp Light emitting diode and its manufacturing method, integrated light emitting diode and its manufacturing method, light emitting diode backlight, light emitting diode lighting apparatus, light emitting diode display, electronic equipment, and electronic device and its manufacturing method
US7501295B2 (en) * 2006-05-25 2009-03-10 Philips Lumileds Lighting Company, Llc Method of fabricating a reflective electrode for a semiconductor light emitting device
US8698184B2 (en) 2011-01-21 2014-04-15 Cree, Inc. Light emitting diodes with low junction temperature and solid state backlight components including light emitting diodes with low junction temperature
US9443903B2 (en) 2006-06-30 2016-09-13 Cree, Inc. Low temperature high strength metal stack for die attachment
US8023547B2 (en) * 2007-03-16 2011-09-20 Koninklijke Philips Electronics N.V. Vertical extended cavity surface emission laser and method for manufacturing a light emitting component of the same
US8110425B2 (en) 2007-03-20 2012-02-07 Luminus Devices, Inc. Laser liftoff structure and related methods
US10038304B2 (en) 2009-02-17 2018-07-31 Trilumina Corp. Laser arrays for variable optical properties
US20130223846A1 (en) 2009-02-17 2013-08-29 Trilumina Corporation High speed free-space optical communications
US8995493B2 (en) 2009-02-17 2015-03-31 Trilumina Corp. Microlenses for multibeam arrays of optoelectronic devices for high frequency operation
US8995485B2 (en) 2009-02-17 2015-03-31 Trilumina Corp. High brightness pulsed VCSEL sources
US10244181B2 (en) 2009-02-17 2019-03-26 Trilumina Corp. Compact multi-zone infrared laser illuminator
US9316785B2 (en) 2013-10-09 2016-04-19 Skorpios Technologies, Inc. Integration of an unprocessed, direct-bandgap chip into a silicon photonic device
US11181688B2 (en) 2009-10-13 2021-11-23 Skorpios Technologies, Inc. Integration of an unprocessed, direct-bandgap chip into a silicon photonic device
US9882073B2 (en) 2013-10-09 2018-01-30 Skorpios Technologies, Inc. Structures for bonding a direct-bandgap chip to a silicon photonic device
US9324682B2 (en) 2013-04-25 2016-04-26 Skorpios Technologies, Inc. Method and system for height registration during chip bonding
US8630326B2 (en) 2009-10-13 2014-01-14 Skorpios Technologies, Inc. Method and system of heterogeneous substrate bonding for photonic integration
CA2784958C (en) * 2009-12-19 2014-12-02 Trilumina Corp. System and method for combining laser arrays for digital outputs
US8979338B2 (en) 2009-12-19 2015-03-17 Trilumina Corp. System for combining laser array outputs into a single beam carrying digital data
US9922967B2 (en) 2010-12-08 2018-03-20 Skorpios Technologies, Inc. Multilevel template assisted wafer bonding
US11095365B2 (en) 2011-08-26 2021-08-17 Lumentum Operations Llc Wide-angle illuminator module
US9097846B2 (en) 2011-08-30 2015-08-04 Skorpios Technologies, Inc. Integrated waveguide coupler
US9977188B2 (en) 2011-08-30 2018-05-22 Skorpios Technologies, Inc. Integrated photonics mode expander
US20130095581A1 (en) * 2011-10-18 2013-04-18 Taiwan Semiconductor Manufacturing Company, Ltd. Thick window layer led manufacture
WO2013116086A1 (en) * 2012-01-30 2013-08-08 Cree, Inc. Low temperature high strength metal stack for die attachment
TW201340422A (en) * 2012-03-30 2013-10-01 Hon Hai Prec Ind Co Ltd Method for soldering light emitting diode
KR102099439B1 (en) * 2013-10-08 2020-04-09 엘지이노텍 주식회사 Light emitting Device, and package including the deivce
TWI536607B (en) * 2013-11-11 2016-06-01 隆達電子股份有限公司 An electrode structure
US9664855B2 (en) 2014-03-07 2017-05-30 Skorpios Technologies, Inc. Wide shoulder, high order mode filter for thick-silicon waveguides
US10003173B2 (en) 2014-04-23 2018-06-19 Skorpios Technologies, Inc. Widely tunable laser control
EP3149522A4 (en) 2014-05-27 2018-02-21 Skorpios Technologies, Inc. Waveguide mode expander using amorphous silicon
US10319693B2 (en) 2014-06-16 2019-06-11 Skorpios Technologies, Inc. Micro-pillar assisted semiconductor bonding
US9829631B2 (en) 2015-04-20 2017-11-28 Skorpios Technologies, Inc. Vertical output couplers for photonic devices
CN107732651B (en) 2016-08-12 2020-08-04 美国亚德诺半导体公司 Light emitter package
US10593657B2 (en) * 2016-11-01 2020-03-17 Innolux Corporation Display devices and methods for forming the same
US10649148B2 (en) 2017-10-25 2020-05-12 Skorpios Technologies, Inc. Multistage spot size converter in silicon photonics
US11360263B2 (en) 2019-01-31 2022-06-14 Skorpios Technologies. Inc. Self-aligned spot size converter

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4648095A (en) * 1983-08-02 1987-03-03 Furukawa Electric Co., Ltd. Semiconductor laser
US5358899A (en) * 1991-10-25 1994-10-25 International Business Machines Corporation Oxygen assisted ohmic contact formation to n-type gallium arsenide
EP0926744A2 (en) * 1997-12-15 1999-06-30 Hewlett-Packard Company Light emitting device
WO2001047038A1 (en) * 1999-12-22 2001-06-28 Lumileds Lighting U.S., Llc Multi-layer highly reflective ohmic contacts for light-emitting semiconductor devices
EP1168460A2 (en) * 2000-06-30 2002-01-02 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
US20020047131A1 (en) * 1999-12-22 2002-04-25 Ludowise Michael J. Selective placement of quantum wells in flipchip light emitting diodes for improved light extraction
WO2002067340A1 (en) * 2001-02-21 2002-08-29 Sony Corporation Semiconductor light-emitting device, method for fabricating semiconductor light-emitting device, and electrode layer connection structure

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10233529A (en) 1997-02-14 1998-09-02 Hewlett Packard Co <Hp> Nitride semiconductor element and its manufacture
JP4296644B2 (en) 1999-01-29 2009-07-15 豊田合成株式会社 Light emitting diode
US6486499B1 (en) 1999-12-22 2002-11-26 Lumileds Lighting U.S., Llc III-nitride light-emitting device with increased light generating capability
US6791119B2 (en) * 2001-02-01 2004-09-14 Cree, Inc. Light emitting diodes including modifications for light extraction
US6740906B2 (en) * 2001-07-23 2004-05-25 Cree, Inc. Light emitting diodes including modifications for submount bonding
JP2003168823A (en) * 2001-09-18 2003-06-13 Toyoda Gosei Co Ltd Iii nitride based compound semiconductor light emitting element

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4648095A (en) * 1983-08-02 1987-03-03 Furukawa Electric Co., Ltd. Semiconductor laser
US5358899A (en) * 1991-10-25 1994-10-25 International Business Machines Corporation Oxygen assisted ohmic contact formation to n-type gallium arsenide
EP0926744A2 (en) * 1997-12-15 1999-06-30 Hewlett-Packard Company Light emitting device
WO2001047038A1 (en) * 1999-12-22 2001-06-28 Lumileds Lighting U.S., Llc Multi-layer highly reflective ohmic contacts for light-emitting semiconductor devices
US20020047131A1 (en) * 1999-12-22 2002-04-25 Ludowise Michael J. Selective placement of quantum wells in flipchip light emitting diodes for improved light extraction
EP1168460A2 (en) * 2000-06-30 2002-01-02 Kabushiki Kaisha Toshiba Light emitting element, method of manufacturing the same, and semiconductor device having light emitting element
WO2002067340A1 (en) * 2001-02-21 2002-08-29 Sony Corporation Semiconductor light-emitting device, method for fabricating semiconductor light-emitting device, and electrode layer connection structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7823393B2 (en) 2003-02-07 2010-11-02 Light Engines Corporation Peltier cooling systems with high aspect ratio

Also Published As

Publication number Publication date
US7141828B2 (en) 2006-11-28
US20060261363A1 (en) 2006-11-23
US20040182914A1 (en) 2004-09-23
WO2004084320A3 (en) 2005-04-14
US7385229B2 (en) 2008-06-10

Similar Documents

Publication Publication Date Title
US7141828B2 (en) Flip-chip light emitting diode with a thermally stable multiple layer reflective p-type contact
US7358539B2 (en) Flip-chip light emitting diode with indium-tin-oxide based reflecting contacts
TWI449201B (en) High reflectivity p-contact for ingan leds
US8907366B2 (en) Light emitting diodes including current spreading layer and barrier sublayers
EP1412989B1 (en) Light emitting diodes including modifications for submount bonding
EP1810351B1 (en) Gan compound semiconductor light emitting element
JP4592388B2 (en) III-V compound semiconductor light emitting device and method for manufacturing the same
EP2287930B1 (en) Light emitting diode including barrier layers and manufacturing method therefor
JP2008537318A (en) Light emitting diode with conductive metal substrate
KR20130036222A (en) Light emitting diode chip
JP2007243074A (en) Group iii nitride light emitting diode
JP4868821B2 (en) Gallium nitride compound semiconductor and light emitting device
EP2257998B1 (en) Semiconductor light-emitting device with a highly reflective ohmic-electrode and method for fabrication thereof
KR101499954B1 (en) fabrication of vertical structured light emitting diodes using group 3 nitride-based semiconductors and its related methods
KR20090109598A (en) Fabrication of vertical structured light emitting diodes using group 3 nitride-based semiconductors and its related methods
EP2263267A1 (en) Reflective contact for a semiconductor light emitting device
TWI360892B (en) Light-emitting device
JP2007201046A (en) Compound semiconductor and light emitting element
JP3620498B2 (en) Nitride semiconductor laser device
JP4288947B2 (en) Manufacturing method of nitride semiconductor light emitting device
WO2005057745A1 (en) Gan-based vertical electrode laser diode utilizing the technique of sapphire etching and manufacturing method of the same.

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase