WO2004112309B1 - Rijndael block cipher apparatus and encryption/decryption method thereof - Google Patents

Rijndael block cipher apparatus and encryption/decryption method thereof

Info

Publication number
WO2004112309B1
WO2004112309B1 PCT/KR2004/001296 KR2004001296W WO2004112309B1 WO 2004112309 B1 WO2004112309 B1 WO 2004112309B1 KR 2004001296 W KR2004001296 W KR 2004001296W WO 2004112309 B1 WO2004112309 B1 WO 2004112309B1
Authority
WO
WIPO (PCT)
Prior art keywords
round
data
inverse
key
add
Prior art date
Application number
PCT/KR2004/001296
Other languages
French (fr)
Other versions
WO2004112309A1 (en
Inventor
Yun Kyung Lee
Young Soo Park
Young Sae Kim
Sang Woo Lee
Sung Ik Jun
Original Assignee
Korea Electronics Telecomm
Yun Kyung Lee
Young Soo Park
Young Sae Kim
Sang Woo Lee
Sung Ik Jun
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020030064737A external-priority patent/KR100710455B1/en
Application filed by Korea Electronics Telecomm, Yun Kyung Lee, Young Soo Park, Young Sae Kim, Sang Woo Lee, Sung Ik Jun filed Critical Korea Electronics Telecomm
Priority to US10/560,220 priority Critical patent/US7688974B2/en
Priority to CN2004800224469A priority patent/CN1833399B/en
Priority to JP2006516910A priority patent/JP2006527865A/en
Publication of WO2004112309A1 publication Critical patent/WO2004112309A1/en
Publication of WO2004112309B1 publication Critical patent/WO2004112309B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • H04L2209/122—Hardware reduction or efficient architectures

Abstract

A rijndael block cipher apparatus including an operational unit that efficiently performs a round operation for encrypting/decrypting a rijndael block cipher and an encryption/decryption method thereof are disclosed. The rijndael block cipher apparatus is mounted in a mobile terminal such as a cellular phone and a PDA or a smart card, which requires a high-rate and small-sized cipher processor, and can encrypt and decrypt important data that requires security at high speed and perform the round operation with respect to upper 64 bits and lower 64 bits which are divided from 128-bit input data. Thus, the cipher apparatus can reduce the time required for encryption/decryption of the rijndael block cipher and the size of the apparatus.

Claims

50AMENDED CLAIMS [received by the International Bureau on 01 November 2004 (01.11.2004) The original claims 1 to 17 deleted and these were replaced with renumbered claim 1 to 12 (total 5 pages)]
1. A. rijndael block encryption apparatus having M-bit input data and N-bit input keys and encrypting the M-bit input data by repeating for a predetermined number of times a round operation that includes transforms of shiftjrow, substitution, mixcolumn and add-round -key, the apparatus comprising: 5 a round operation unit including a round operation execution unit for processing the data in the unit of M/m bits (where m is 2, 3 or 4) at lease in the transforms of substitution, mixcolumn and add-round-key, and a round key generation unit for generating round keys in order to provide the round keys in the transform of the add-round-key; 0 a round operation control unit for controlling the round operation performed by the round operation unit; and a data storage unit for storing M/n-bit intermediate data generated by the round operation unit at an intermediate stage of every round and M-bit data generated at an end stage of every round. 5
2. The apparatus as claimed in claim 1, wherein the data storage unit includes at least one register, and a total summed size of the register is equal to or larger than M(2τπ-1 )tιτι bits. 0 3. A rijndael block decryption apparatus having M-bit input data and M-bit input keys and decrypting the M-bit input data by repeating for a predetermined number of times a round operation that includes transforms of inverse shift -ow, inverse substitution, add-round-key and inverse mixcolumn, the apparatus comprising: 5 a round operation unit including a round operation execution uiύt for processing the data in the unit of M/m bits (where m is 2,
3 or 4) at lease in the transforms of inverse substitution, add-round-key and inverse mixcolumn, and a round key generation unit for generating round keys in order to provide the round keys in the transform of add-round-key; 0 a round operation control unit for controlling the round operation performed by the round operation unit; and a data storage unit for storing M/n-bit intermediate data generated by the round operation unit at an intermediate stage of every round and M-bit data generated at an end stage of every round, 5 51
4. The apparatus as claimed in claim 3, wherein the data storage unit includes at least one register, and a total summed size of the register is equal to or larger than M(2m-l)/m bits.
5. A rijndael block cipher apparatus having M-bit input data and N-bit input keys, and encrypting the M-bit input data by repeating for a predetermined number of times a round operation for encryption that includes transforms of shift row, substitution, mixcolumn and add-round-key or decrypting the M-bit input data by repeating for a predetermined number of times a round operation for decryption that includes transforms of inverse shift_row, inverse substitution, add- round-key and inverse mixcolumn, the apparatus comprising: a round operation unit including a round operation execution unit for processing the data in the unit of M/m bits (where m is 2, 3 or 4) at lease in the transforms of substitution, mixcolumn and add-round-key in an encryption mode and for processing the data in the unit of M m bits (where m is 2, 3 or 4) at lease in the transforms of inverse substitution, add-round-key and inverse mixcolumn in a decryption mode, and a round key generation unit for generating round keys in order to provide the round keys in the transform of add-round-key; a round operation control unit for controlling the round operation performed by the round operation unit; and a data storage unit for storing M/n-bit intermediate data generated by the round operation unit at an intermediate stage of every round and M-bil data generated at an end stage of every round.
6. The apparatus as claimed in claim 5, wherein the round operation execution unit comprises: a shift/invcrse-shift row operation means for performing the shift_row operation and the inverse shif _row operation of the data; a substitutjon/inverse-substitution operation means for performing the substitution operation and the inverse substitution operation of the data; a mixcolumn/inverse-mixcolumn operation means for performing the mixcolumn operation and the inverse mixcolumn operation of the data; and an add-round-key operation means for performing the add-round-key operation of the data. 52
7. The apparatus as claimed in claim 6, wherein the round operation execution unit further comprises a plurality of demultiplexing means for controlling a flow of the data among the substitution/inverse-substitution operation means, the mixcolumn/inverse-mixcolumn operation means and the add-round-key operation means so as to perform the round operation for the encryption or the round operation for the decryption according to an input of a mode signal that indicates the encryption or decryption mode.
8. The apparatus as claimed in any one of claims 5 to 7, wherein the data storage unit includes at least one register, and a total summed size of the register is equal to or larger than M(2m-l)/m bits.
9. A rijndael block encryption method for receiving M-bit input data and N-bit input keys and performing a round operation of the input data for a predetermined number of times, the method comprising: a round operation step of performing a round operation with respect to all m data of M/ri bits, the round operation including sub-steps of a shift_row transform for performing a shift_row of the M-bit data from a previous round and outpuUing only M/m-bit (where m is 2, 3 and 4) data corresponding to a selection signal to a next step, a substitution transform for performing a substitution of the M/m-bit data, a mixcolumn transform for performing a mixcolumn of the M/m-bit data, and an add-round-key transform for performing an addition of round keys having the same size to the M m-bit data, respectively; and a round key generation step of generating the round keys in order to provide the round keys at the sub-step of the add-rouπd-key transform.
10. The method as claimed in claim 9, wherein the data having the size of M/m bits can be processed through the steps of the shift row transform, the substitution transform, the mixcolumn transform and the add-round-key transform, respectively, and a plurality of the M/m-bit data can be processed through the plural steps selected among the four steps al the same time according lo a predetermined timing. 53
11. A rijndael block decryption method for receiving M-bit input data and N-bit input keys and performing a round operation of the input data for a predetermined number of times, the method comprising: a round operation step of performing a round operation with respect to all m data of M/n bits, the round operation including sub-steps of an inverse shift_row transform for performing an inverse shiftjrow of the M-bit data from a previous round and outputtiπg only M/m-bit (where m is 2, 3 and 4) data corresponding to a selection signal to a next step, an inverse substitution transform for performing an inverse substitution of the M/m-bit invcrsc-shifrjrow-rransformed data, an add- round-key transform for performing an addition of round keys having the same size lo the M/m-bil inverse-substituion-transfonned data, respectively, and an inverse mixcolumn transform for performing an inverse mixcolumn of the M/m-bit add- round-key-transformed data; and a round key generation step of generating the round keys in order to provide the round keys at the sub-step of the add-round-key transform.
12. The method as claimed in claim 1 1 , wherein the data having the size of M/m bits can be processed through the steps of die inverse shift_row transform, the inverse substitution transform, the add-round-key transform and the inverse mixcolumn transform, respectively, and a plurality of the M/m-bit data can be processed through the plural steps selected among the four steps at the same time accordmg to a predetermined timing.
PCT/KR2004/001296 2003-06-16 2004-06-01 Rijndael block cipher apparatus and encryption/decryption method thereof WO2004112309A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/560,220 US7688974B2 (en) 2003-06-16 2004-06-01 Rijndael block cipher apparatus and encryption/decryption method thereof
CN2004800224469A CN1833399B (en) 2003-06-16 2004-06-01 Rijndael block cipher apparatus and encryption/decryption method thereof
JP2006516910A JP2006527865A (en) 2003-06-16 2004-06-01 Line doll block encryption apparatus and encryption and decryption method thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR20030038892 2003-06-16
KR10-2003-0038892 2003-06-16
KR10-2003-0064737 2003-09-18
KR1020030064737A KR100710455B1 (en) 2003-06-16 2003-09-18 Apparatus for rijndael block cipher and encryption/decryption method thereof

Publications (2)

Publication Number Publication Date
WO2004112309A1 WO2004112309A1 (en) 2004-12-23
WO2004112309B1 true WO2004112309B1 (en) 2005-04-14

Family

ID=36640465

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2004/001296 WO2004112309A1 (en) 2003-06-16 2004-06-01 Rijndael block cipher apparatus and encryption/decryption method thereof

Country Status (3)

Country Link
US (1) US7688974B2 (en)
JP (1) JP2006527865A (en)
WO (1) WO2004112309A1 (en)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20050087271A (en) * 2004-02-26 2005-08-31 삼성전자주식회사 Key schedule apparatus for generating an encryption round key and a decryption round key selectively corresponding to initial round key having variable key length
US7783037B1 (en) * 2004-09-20 2010-08-24 Globalfoundries Inc. Multi-gigabit per second computing of the rijndael inverse cipher
DE102004062825B4 (en) * 2004-12-27 2006-11-23 Infineon Technologies Ag Cryptographic unit and method for operating a cryptographic unit
US8379841B2 (en) * 2006-03-23 2013-02-19 Exegy Incorporated Method and system for high throughput blockwise independent encryption/decryption
US8185751B2 (en) * 2006-06-27 2012-05-22 Emc Corporation Achieving strong cryptographic correlation between higher level semantic units and lower level components in a secure data storage system
US20080019524A1 (en) * 2006-06-29 2008-01-24 Kim Moo S Apparatus and method for low power aes cryptographic circuit for embedded system
US8155308B1 (en) * 2006-10-10 2012-04-10 Marvell International Ltd. Advanced encryption system hardware architecture
US7949130B2 (en) 2006-12-28 2011-05-24 Intel Corporation Architecture and instruction set for implementing advanced encryption standard (AES)
US8538012B2 (en) * 2007-03-14 2013-09-17 Intel Corporation Performing AES encryption or decryption in multiple modes with a single instruction
US8520845B2 (en) * 2007-06-08 2013-08-27 Intel Corporation Method and apparatus for expansion key generation for block ciphers
WO2009029842A1 (en) 2007-08-31 2009-03-05 Exegy Incorporated Method and apparatus for hardware-accelerated encryption/decryption
US9191197B2 (en) * 2007-10-10 2015-11-17 Canon Kabushiki Kaisha AES encryption/decryption circuit
US8194854B2 (en) 2008-02-27 2012-06-05 Intel Corporation Method and apparatus for optimizing advanced encryption standard (AES) encryption and decryption in parallel modes of operation
US20090245510A1 (en) * 2008-03-25 2009-10-01 Mathieu Ciet Block cipher with security intrinsic aspects
EP2109314A1 (en) * 2008-04-11 2009-10-14 Gemalto SA Method for protection of keys exchanged between a smartcard and a terminal
JP5541277B2 (en) * 2009-03-23 2014-07-09 富士通株式会社 Data processing apparatus and data processing method
US20140270175A1 (en) * 2013-03-15 2014-09-18 Tyfone, Inc. Personal digital identity device with imager
US9436165B2 (en) 2013-03-15 2016-09-06 Tyfone, Inc. Personal digital identity device with motion sensor responsive to user interaction
US9781598B2 (en) 2013-03-15 2017-10-03 Tyfone, Inc. Personal digital identity device with fingerprint sensor responsive to user interaction
US9215592B2 (en) 2013-03-15 2015-12-15 Tyfone, Inc. Configurable personal digital identity device responsive to user interaction
US9086689B2 (en) 2013-03-15 2015-07-21 Tyfone, Inc. Configurable personal digital identity device with imager responsive to user interaction
US9143938B2 (en) 2013-03-15 2015-09-22 Tyfone, Inc. Personal digital identity device responsive to user interaction
US9231945B2 (en) 2013-03-15 2016-01-05 Tyfone, Inc. Personal digital identity device with motion sensor
US9319881B2 (en) 2013-03-15 2016-04-19 Tyfone, Inc. Personal digital identity device with fingerprint sensor
US9207650B2 (en) 2013-03-15 2015-12-08 Tyfone, Inc. Configurable personal digital identity device responsive to user interaction with user authentication factor captured in mobile device
US9154500B2 (en) 2013-03-15 2015-10-06 Tyfone, Inc. Personal digital identity device with microphone responsive to user interaction
US9183371B2 (en) 2013-03-15 2015-11-10 Tyfone, Inc. Personal digital identity device with microphone
US9448543B2 (en) 2013-03-15 2016-09-20 Tyfone, Inc. Configurable personal digital identity device with motion sensor responsive to user interaction
KR101593169B1 (en) 2014-08-20 2016-02-15 한국전자통신연구원 Feistel-based variable length block cipher apparatus and method thereof
CN104253684B (en) * 2014-09-23 2018-02-02 深圳市汇顶科技股份有限公司 Encryption method and encryption device
US10341090B2 (en) * 2014-10-14 2019-07-02 Sony Corporation Cipher processing apparatus and cipher processing method
US9960908B1 (en) * 2015-06-19 2018-05-01 Amazon Technologies, Inc. Reduced-latency packet ciphering
JP7383985B2 (en) * 2019-10-30 2023-11-21 富士電機株式会社 Information processing device, information processing method and program

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6230257B1 (en) * 1998-03-31 2001-05-08 Intel Corporation Method and apparatus for staggering execution of a single packed data instruction using the same circuit
KR100296958B1 (en) * 1998-05-06 2001-09-22 이석우 Apparatus for encoding block data
KR100525389B1 (en) * 2001-01-17 2005-11-02 엘지전자 주식회사 Scrambler/descrambler of real time input stream
EP1246389B1 (en) * 2001-03-27 2005-01-05 Amphion Semiconductor Limited Apparatus for selectably encrypting or decrypting data
US6937727B2 (en) * 2001-06-08 2005-08-30 Corrent Corporation Circuit and method for implementing the advanced encryption standard block cipher algorithm in a system having a plurality of channels
JP3851115B2 (en) * 2001-06-28 2006-11-29 富士通株式会社 Cryptographic circuit
GB0121747D0 (en) * 2001-09-08 2001-10-31 Amphion Semiconductor Ltd Improvements in and relating to data encryption\decryption apparatus
GB0121793D0 (en) * 2001-09-08 2001-10-31 Amphion Semiconductor Ltd An apparatus for generating encryption/decryption keys
TW527783B (en) * 2001-10-04 2003-04-11 Ind Tech Res Inst Encryption/deciphering device capable of supporting advanced encryption standard
KR20030051111A (en) * 2001-12-18 2003-06-25 신경욱 Round processing circuit and on-line round key generation circuit for the hardware implementation of AES Rijndael cipher algorithm
JP3818263B2 (en) * 2003-01-28 2006-09-06 日本電気株式会社 AES encryption processing device, AES decryption processing device, AES encryption / decryption processing device, AES encryption processing method, AES decryption processing method, and AES encryption / decryption processing method

Also Published As

Publication number Publication date
US7688974B2 (en) 2010-03-30
WO2004112309A1 (en) 2004-12-23
JP2006527865A (en) 2006-12-07
US20060147040A1 (en) 2006-07-06

Similar Documents

Publication Publication Date Title
WO2004112309B1 (en) Rijndael block cipher apparatus and encryption/decryption method thereof
EP0802653B1 (en) Multi-cycle non-parallel data encryption engine
US6259789B1 (en) Computer implemented secret object key block cipher encryption and digital signature device and method
US7561689B2 (en) Generating keys having one of a number of key sizes
CN102204158A (en) Low latency block cipher
WO2015047487A1 (en) Method and apparatus to encrypt plaintext data
US11258579B2 (en) Method and circuit for implementing a substitution table
WO2007083528A1 (en) Encryption/decryption device, encryption/decryption method, and computer program
US7447311B2 (en) Method of designing optimum encryption function and optimized encryption apparatus in a mobile communication system
US6732271B1 (en) Method of deciphering ciphered data and apparatus for same
US11824969B2 (en) Method and circuit for performing a substitution operation
US20030235298A1 (en) Shifting an encryption key in either a first or second direction via a uni-directional shifting unit
US20060198524A1 (en) Hardware implementation of the mixcolumn/invmiscolumn functions
CN114826558B (en) Method and system for quickly encrypting mass data
Bajaj et al. AES algorithm for encryption
EP1629626B1 (en) Method and apparatus for a low memory hardware implementation of the key expansion function
US20030231766A1 (en) Shared control and information bit representing encryption key position selection or new encryption key value
KR100668664B1 (en) Module and method for encryption/decryption by using aes rijndael block algorithm
Manz Symmetric Ciphers
KR100494560B1 (en) Real time block data encryption/decryption processor using Rijndael block cipher and method therefor
US20040071287A1 (en) Encryption circuit arrangement and method therefor
US7215768B2 (en) Shared new data and swap signal for an encryption core
US7464130B2 (en) Logic circuit and method for performing AES MixColumn transform
KR20180021473A (en) Encryption device
JPH10303883A (en) Enciphering method

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480022446.9

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
B Later publication of amended claims

Effective date: 20041101

WWE Wipo information: entry into national phase

Ref document number: 2006516910

Country of ref document: JP

ENP Entry into the national phase

Ref document number: 2006147040

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10560220

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 10560220

Country of ref document: US

122 Ep: pct application non-entry in european phase