WO2005029576A2 - Glass-based soi structures - Google Patents

Glass-based soi structures Download PDF

Info

Publication number
WO2005029576A2
WO2005029576A2 PCT/US2004/004746 US2004004746W WO2005029576A2 WO 2005029576 A2 WO2005029576 A2 WO 2005029576A2 US 2004004746 W US2004004746 W US 2004004746W WO 2005029576 A2 WO2005029576 A2 WO 2005029576A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
semiconductor
oxide glass
glass
insulator structure
Prior art date
Application number
PCT/US2004/004746
Other languages
French (fr)
Other versions
WO2005029576A3 (en
Inventor
James G Couillard
Joseph F Mach
Kishor P Gadkaree
Original Assignee
Corning Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Corning Incorporated filed Critical Corning Incorporated
Priority to EP04809284A priority Critical patent/EP1599901B1/en
Priority to JP2006508760A priority patent/JP5152819B2/en
Priority to DE602004030223T priority patent/DE602004030223D1/en
Priority to KR1020107024019A priority patent/KR101103947B1/en
Publication of WO2005029576A2 publication Critical patent/WO2005029576A2/en
Publication of WO2005029576A3 publication Critical patent/WO2005029576A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer

Definitions

  • This invention relates to semiconductor-on-insulator (SOI) structures. More particularly, the invention relates to 1) methods for making such structures and 2) novel forms of such structures.
  • SOI semiconductor-on-insulator
  • the semiconductor material most commonly used in semiconductor-on- insulator structures has been silicon. Such structures have been referred to in the literature as silicon-on-insulator structures and the abbreviation "SOI" has been applied to such structures.
  • SOI semiconductor-on-insulator structures in general, including silicon-on-insulator structures. For ease of presentation, the following discussion will at times be in terms of silicon- on-insulator structures.
  • the references to this particular type of semiconductor-on-insulator structure are made to facilitate the explanation of the invention and are not intended to, and should not be interpreted as, limiting the invention's scope in any way.
  • the SOI abbreviation is used herein to refer to semiconductor-on-insulator structures in general, including, but not limited to, silicon-on-insulator structures.
  • the SOG abbreviation is used to refer to semiconductor-on-glass structures in general, including, but not limited to, silicon-on-glass structures.
  • the SOG nomenclature is also intended to include semiconductor-on-glass-ceramic structures, including, but not limited to, silicon-on-glass- ceramic structures.
  • the abbreviation SOI encompasses SOGs.
  • Silicon-on-insulator technology is becoming increasingly important for high performance thin film transistors, solar cells, and displays, such as, active matrix displays.
  • the silicon-on-insulator wafers consist of a thin layer of substantially single crystal silicon (generally 0.1-0.3 microns in thickness but, in some cases, as thick as 5 microns) on an insulating material.
  • Various ways of obtaining such a wafer include epitaxial growth of Si on lattice matched substrates; bonding of a single crystal silicon wafer to another silicon wafer on which an oxide layer of SiO 2 has been grown, followed by polishing or etching of the top wafer down to, for example, a 0.1 to 0.3 micron layer of single crystal silicon; or ion- implantation methods in which either hydrogen or oxygen ions are implanted either to form a buried oxide layer in the silicon wafer topped by Si in the case of oxygen ion implantation or to separate (exfoliate) a thin Si layer to bond to another Si wafer with an oxide layer as in the case of hydrogen ion implantation.
  • the hydrogen ion implantation method has an advantage over the oxygen implantation process in that the implantation energies required are less than 50% of that of oxygen ion implants and the dosage required is two orders of magnitude lower.
  • Exfoliation by the hydrogen ion implantation method was initially taught in, for example, Bister et al., "Ranges of the 0.3-2 MeV H + and 0.7-2 MeV H 2 + Ions in Si and Ge," Radiation Effects. 1982, 59:199-202, and has been further demonstrated by Michel Bruel. See Bruel, U.S. Patent No. 5,374,564; M. Bruel, Electronic Lett.
  • the method typically consists of the following steps.
  • a thermal oxide layer is grown on a single crystal silicon wafer.
  • Hydrogen ions are then implanted into this wafer to generate subsurface flaws.
  • the implantation energy determines the depth at which the flaws are generated and the dosage determines flaw density.
  • This wafer is then placed into contact with another silicon wafer (the support substrate) at room temperature to form a tentative bond.
  • the wafers are then heat-treated to about 600°C to cause growth of the subsurface flaws for use in separating a thin layer of silicon from the Si wafer.
  • the resulting assembly is then heated to a temperature above 1,000°C to fully bond the Si film with SiO 2 underlayer to the support substrate, i.e., the unimplanted Si wafer.
  • This process thus forms a silicon-on- insulator structure with a thin film of silicon bonded to another silicon wafer with an oxide insulator layer in between. Cost is an important consideration for commercial applications of SOI structures.
  • the invention provides a method for producing a semiconductor-on-insulator structure, specifically, an SOG structure, comprising: (A) providing first and second substrates (10,20) wherein: (1) the first substrate (10) comprises a first external surface (11) for bonding to the second substrate (the first bonding surface), a second external surface (12) for applying force to the first substrate (the first force-applying surface), and an internal zone (13) for separating the first substrate into a first part (14) and a second part (15) (the internal zone (13) is hereinafter referred to as the "separation zone," which, for example, can be a hydrogen ion implantation zone), wherein: (a) the first bonding surface (11), the first force-applying surface (12), and the separation zone (13) are substantially parallel to one another; (b) the second part (15) is between the separation zone (13) and the first bonding surface (11); and (c) the first substrate (10) comprises a substantially single-
  • non-bridging oxygens in an oxide glass or in the glass phase of an oxide glass-ceramic are those oxygens contributed to the glass by non-network forming components of the glass.
  • the non- bridging oxygens include those oxygens which are part of the glass through the incorporation of alkaline-earth oxides (e.g., MgO, CaO, SrO, and/or BaO) in the glass composition.
  • step (C) an electrolysis-type reaction takes place during step (C).
  • the semiconductor substrate serves as the positive electrode for the electrolysis-type reaction a d that reactive oxygen is produced in the region of the interface between the first and second substrates.
  • This oxygen is believed to react with the semiconductor material (e.g., silicon) forming, in situ, a hybrid region (16) of oxidized semiconductor (e.g., a silicon oxide region for a silicon-based semiconductor).
  • This hybrid region begins at the interface and extends into the first substrate.
  • the presence of non- bridging oxygens in the oxide glass or oxide glass-ceramic of the second substrate is believed to play a role in the generation of the oxygens that react with the semiconductor material of the first substrate. It is believed that such generation of reactive oxygen and its combination with the semiconductor material is a source of the strong bond which the invention achieves between the semiconductor material of the first substrate and the oxide glass or oxide glass-ceramic of the second substrate, i.e., at least a part (and potentially all) of the bond between the first and second substrates is through the reaction of the semiconductor material with reactive oxygen originating from the second substrate. Significantly, unlike prior techniques, this strong bond is achieved without the need for a high temperature treatment, i.e., a treatment at a temperature above 1,000°C.
  • the second substrate is a material which can be manufactured in large quantities at low cost. That is, by eliminating high temperature processing, the invention eliminates the need for a support substrate composed of an expensive high temperature material, such as, silicon, quartz, diamond, sapphire, etc.
  • the ability to achieve a strong bond without the need for a high temperature treatment allows the second substrate to be composed of an oxide glass or an oxide glass-ceramic in one embodiment the glass or glass-ceramic exhibits a strain point less than 1,000°C. More particularly, for display applications, the oxide glass or oxide glass- ceramic typically has a strain point less than 800°C, and in further embodiments less than 700°C. For electronics and other applications, the strain point is preferably less than 1,000°C.
  • the oxide glass or oxide glass-ceramic should be able to conduct electricity at least to some extent.
  • the conductivity of oxide glasses and oxide glass- ceramics depends on their temperature and thus in achieving a strong bond between the semiconductor material and the oxide glass or oxide glass-ceramic, there is a balance among: 1) the conductivity of the glass or glass-ceramic, 2) the temperatures (Ti and T 2 ) used in step (C), 3) the strength of the electric field applied to the first and second substrates during step (C), and 4) the amount of time during which step (C) is performed.
  • the oxide glass or oxide glass-ceramic preferably has a resistivity p at 250°C that is less than or equal to 10 16 ⁇ -cm (i.e., a conductivity at 250°C that is greater than or equal to 10 ⁇ 16 Siemens/cm). More preferably, p at 250°C is less than or equal to 10 13 ⁇ -cm, and most preferably, it is less than or equal to 10 11'5 ⁇ -cm. It should be noted that although quartz has the requisite resistivity at 250°C of 10 11'8 ⁇ -cm, it lacks positive ions that can move during step (C), and it thus follows that quartz is unsuitable for use as the second substrate in producing SOI structures in accordance with the above procedures.
  • step (C) For any particular set of first and second substrates, persons skilled in the art will readily be able to determine suitable combinations of time, temperature, and field strength for step (C) from the present disclosure. In particular, such persons will be able to select combinations of these parameters which create a bond between the semiconductor and the oxide glass or oxide glass-ceramic which is strong enough for the SOI structure to withstand the various forces and environmental conditions to which it will be exposed during further processing and/or use.
  • the electric field applied in step (C) also moves positive ions (cations) within the second substrate in a direction from the second substrate's bonding surface (the second bonding surface) towards its force-applying surface (the second force-applying surface).
  • Such movement preferably forms a depletion region (23) which begins at the interface between the first and second substrates and extends into the second substrate, i.e., the depletion region begins at the second bonding surface and extends into the second substrate towards the second force-applying surface.
  • the formation of such a depletion region is especially desirable when the oxide glass or oxide glass-ceramic contains alkali ions, e.g., Li +1 , Na +1 , and/or K +1 ions, since such ions are known to interfere with the operation of semiconductor devices.
  • Alkaline-earth ions e.g., Mg , Ca , Sr , and/or Ba
  • the depletion region can also interfere with the operation of semiconductor devices and thus the depletion region also preferably has reduced concentrations of these ions.
  • the depletion region once formed is stable over time even if the SOI structure is heated to an elevated temperature comparable to, or even to some extent higher than, that used in step (C). Having been formed at an elevated temperature, the depletion region is especially stable at the normal operating and formation temperatures of SOI structures.
  • the operating parameters to achieve a strong bond the operating parameters needed to achieve a depletion region of a desired width and a desired reduced positive ion concentration for all of the positive ions of concern can be readily determined by persons skilled in the art from the present disclosure.
  • the depletion region is a characteristic feature of an SOI structure produced in accordance with the method aspects of the present invention.
  • the application of the electric field can also create "pile-up" regions for one or more of the mobile positive ions contained in the oxide glass or oxide glass-ceramic. When present, such regions are located at or near the side (edge) of the depletion region farthest from the interface between the first and second substrates.
  • the positive ion has a concentration above its bulk concentration. For example, when measured in atomic percent, the peak concentration of the positive ion in the pile-up region can be, for example, up to 5 times greater than the bulk concentration.
  • such a pile-up region when present, is a characteristic feature of an SOI structure produced in accordance with the method aspects of the present invention.
  • the temperatures of the first and second subsfrates during step (C), i.e., the values of Ti and T 2 , are chosen to perform the important function of weakening (e.g., fracturing) the semiconductor substrate (first substrate) at the separation zone so that the first substrate can be divided into first and second parts, the second part being bonded to the second substrate.
  • weakening e.g., fracturing
  • an SOI structure having a semiconductor portion of a desired thickness is achieved, e.g., a thickness Ds between, for example, 10 nanometers and 500 nanometers and, in some cases, up to 5 microns.
  • the weakening of the semiconductor substrate at the separation zone primarily occurs as the bonded first and second subsfrates are cooled after step (C), e.g., to room temperature.
  • step (C) e.g., to room temperature.
  • this cooling causes Th first and second subsfrates to differentially confract.
  • This differential confraction applies stress to the first substrate which manifests itself as a weakening/fracturing of the first substrate at the separation zone.
  • the differential contraction is such that the second substrate seeks to contract more than the first substrate.
  • the phrase "differential confraction upon cooling to a common temperature" and similar phrases mean that if the first and second subsfrates were not bonded, they would contract to different extents by such cooling. However, since the first and second subsfrates become bonded during step (C) and are rigid materials, the amount of contraction of the individual substrates which actually occurs will be different from that which would occur if there were no bonding. This difference leads to one of the subsfrates experiencing tension and the other compression as a result of the cooling.
  • Ti and T 2 used during step (C) will depend on the relative coefficients of thermal expansion of the first and second substrates, the goal in choosing these values being to ensure that one of the subsfrates, preferably, the second subsfrate, seeks to confract to a greater extent than the other subsfrate, preferably, the first subsfrate, so as to apply stress to, and thus weaken, the separation zone during cooling.
  • Ti, T 2 , and the CTE's of the first and second subsfrates should satisfy the relationship: CTE 2 »T 2 > CTE ⁇ »T ⁇ , where CTEi is the 0°C coefficient of thermal expansion of the substantially single-crystal semiconductor material and CTE 2 is the 0-300°C coefficient of thermal expansion of the oxide glass or oxide glass-ceramic. This relationship assumes that the first and second subsfrates are cooled to a common reference temperature of 0°C.
  • the oxide glass or oxide glass-ceramic preferably has a 0-300°C coefficient of thermal expansion CTE which satisfies the relationship: 5xlO ⁇ 7 /°C ⁇ CTE ⁇ 75xlO "7 /°C.
  • the 0°C coefficient of thermal expansion of substantially single-crystal silicon is approximately 24xlO _7 /°C, while the 0-300°C average CTE is approximately 32.3xl0 ⁇ 7 /°C.
  • a CTE for the second subsfrate which is less than or equal to 75xlO _7 /°C is generally preferred, in some cases, the CTE of the second subsfrate can be —7 above 75x10 /°C, e.g., in the case of soda lime glasses for use in such applications as solar cells.
  • the CTE of the oxide glass or oxide glass- ceramic is chosen to be relatively close to that of the semiconductor material so that a positive T 2 - Ti difference is needed to ensure that the second subsfrate will seek to confract more than the first substrate during cooling.
  • T 2 > Ti is also desirable since it can aid in bonding of the oxide glass or oxide glass-ceramic to the semiconductor material since it tends to make the oxide glass or oxide glass-ceramic more reactive.
  • having T 2 > Ti is desirable since it can facilitate movement of positive ions away from the interface between the first and second substrates.
  • the differential contraction between the first and second subsfrates during cooling and the resulting weakening/fracturing of the first subsfrate at the separation zone can be achieved by approaches other than having the second subsfrate seek to confract more than the first subsfrate during the cooling.
  • it can be the first substrate that seeks to contract more than the second subsfrate.
  • this differential confraction is achieved through the selection of the CTE's and temperatures of the first and second subsfrates.
  • CTEi «Ti needs to be greater than CTE 2 *T 2 .
  • the first subsfrate and, in particular, the second part of the first subsfrate will end up under tension, rather than under compression, at the end of the cooling.
  • the semiconductor film (second part of the first subsfrate) it is preferred for the semiconductor film (second part of the first subsfrate) to be under compression in the finished SOI structure, which makes the approach in which the differential contraction causes the second subsfrate to seek to confract more than the first subsfrate during cooling preferred. For some applications, however, having the semiconductor film under some tension may be preferred.
  • T 2 is greater than Ti during step (C) and the second subsfrate seeks to confract more than the first subsfrate during cooling from the elevated temperatures used during step (C).
  • any particular application of the invention e.g., any particular semiconductor material and any particular oxide glass or oxide glass-ceramic
  • persons skilled in the art will readily be able to select values for T 1 and T 2 based on the present disclosure which will provide a level of differential confraction sufficient to weaken the separation zone so that the first and second parts of the first subsfrate can be separated from one another to produce the desired SOI structure.
  • separation of the first and second parts at the separation zone results in each part having an "exfoliation" surface where the separation occurred.
  • an exfoliation surface upon initial formation, i.e., before any subsequent surface treatments, such an exfoliation surface is characterized by a surface roughness which is generally at least on the order of 0.-5 nanometers RMS, e.g., in the range of 1-100 nanometers, and depending on the process conditions used, will typically have a concentration of the implanted ion used to form the separation zone, e.g., hydrogen, above that present in the body of the first or second parts.
  • the exfoliation surface as initially formed will also be characterized by a distorted crystal structure as seen by TEM.
  • the exfoliation surface is polished prior to use so that its RMS surface roughness is reduced to 1 nanometer or less, e.g., to a RMS surface roughness on the order of 0.1 nanometers for electronic applications.
  • the phrase "exfoliation surface” includes the surface as initially formed and the surface after any subsequent treatments. The pressure applied to the first and second subsfrates during step (C) ensures that those subsfrates are in intimate contact while undergoing the heat and electric field treatments of that step. In this way, strong bonding between the subsfrates can be achieved.
  • the semiconductor subsfrate (the first subsfrate) will be able to withstand higher levels of applied pressure than the glass or glass-ceramic subsfrate (the second subsfrate).
  • the pressure is chosen to provide intimate contact between the subsfrates without damaging the second substrate.
  • a wide range of pressures can be used.
  • the force per unit area P applied to the first and second force-applying surfaces of the first and second substrates, respectively preferably satisfies the relationship: l psi ⁇ P ⁇ lOO psi; and most preferably, the relationship: 1 psi ⁇ P ⁇ 50 psi.
  • the first aspect of the invention can be practiced using a single first subsfrate and a single second subsfrate.
  • the methods of the invention can be used to form more than one SOI structure on a single second substrate.
  • steps (A) through (D) can be used to form a first SOI structure which does not cover the entire area of the second subsfrate.
  • steps (A) through (D) can be repeated to form a second SOI structure which covers all or part of the area not covered by the first SOI structure.
  • the second SOI structure may be the same or different from the first SOI structure, e.g., the second SOI structure can be made using a first substrate composed of a substantially single-crystal semiconductor material that is the same or different from the semiconductor material of the first subsfrate used in producing the first SOI structure. More preferably, multiple SOI structures are formed simultaneously on a single second subsfrate by providing multiple (i.e., two or more) first substrates in step (A), bringing all of those first substrates into contact with a single second subsfrate in step (B), and then performing steps (C) and (D) on the resulting multiple first substrate/single second subsfrate assembly.
  • the multiple first subsfrates provided in step (A) can all be the same, all different, or some the same and some different. Whichever approach is used, the resulting multiple SOI structures on a single oxide glass or oxide glass-ceramic substrate can be contiguous or separated as appropriate for the particular application of the invention. If desired, gaps between some or all of the adjacent structures can be filled with, for example, semiconductor material to obtain one or more continuous semiconductor layers on an oxide glass or oxide glass-ceramic substrate of any desired size. In addition to the foregoing method aspects, the invention also provides novel SOI structures.
  • the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material; (b) the second layer (20) comprises an oxide glass or an oxide glass-ceramic; and (c) the bond strength between the first and second layers is at least 8 joules/meter 2 , preferably at least 10 joules/meter 2 , and most preferably at least 15 joules/meter 2 . As used throughout this specification and in the claims, the bond strength between a semiconductor layer and a glass or glass-ceramic layer of an SOI structure is determined using an indentation procedure.
  • the oxide glass or oxide glass ceramic of the second layer will also preferably have: (a) a 0-300°C coefficient of thermal expansion CTE and a 250°C resistivity p which satisfy the relationships: 5xlO "7 /°C ⁇ CTE ⁇ 75xlO "7 /°C, and p ⁇ 10 16 ⁇ -cm, and (b) a strain point T s of less than 1 ,000°C.
  • the oxide glass or oxide glass ceramic will also comprise positive ions whose distribution within the oxide glass or oxide glass-ceramic can be altered by an electric field when the temperature T of the oxide glass or oxide glass-ceramic satisfies the relationship: T s - 350 ⁇ T ⁇ T s + 350, where T s and T are in degrees centigrade.
  • T s - 350 ⁇ T ⁇ T s + 350
  • T s and T are in degrees centigrade.
  • the sfrength of the bond between the glass or glass-ceramic layer and the semiconductor layer, e.g., silicon layer, attached thereto is a key property of an SOI structure. High bond strength and durability are very important to ensure that the SOI structure can withstand the processing associated with the manufacture of thin film fransistors and other devices on or within the structure.
  • a high bond sfrength is important in providing device integrity during cutting, polishing, and similar processing steps.
  • a high bond sfrength also allows semiconductor films of various thicknesses to be processed while attached to glass or glass-ceramic subsfrates, including thin semiconductor films.
  • the bond energy for the Si-SiO 2 bond for the standard thermal process for producing SOI structures depends on the annealing temperature and is in the range of 1-4 joules/meter 2 after a 1100°C anneal. See Semiconductor Wafer Bonding, Q. Y. Tong, U. Gosele, John Wiley & Sons Inc., New York, New York, page 108, (1994).
  • the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15): (i) comprises a substantially single-crystal semiconductor material; (ii) has first and second substantially parallel faces (11,13b) separated by a distance Ds, the first face (11) being closer to the second layer (20) than the second face (13b); (iii) has a reference surface (17) which 1) is within the first layer (15), 2) is substantially parallel to the first face (11), and 3) is separated from that face by a distance D s /2; and (iv) has a region (16) of enhanced oxygen concentration which begins at the first face (11) and extends towards the second face
  • the second layer (20) comprises an oxide glass or an oxide glass-ceramic.
  • the region of enhanced oxygen concentration of this aspect of the invention is to be distinguished from an oxide layer formed on the outside of the semiconductor substrate prior to bonding (see, for example, U.S. Patent No. 5,909,627) in that the region of the present invention is within the semiconductor material.
  • the region of enhanced oxygen concentration is formed in situ as the composite of the semiconductor layer and the oxide glass or oxide glass-layer is formed.
  • the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material, said layer having a surface (second face 13b) farthest from the second layer which is an exfoliation surface; and (b) the second layer (20): (i) has first and second substantially parallel faces (21,22) separated by a distance D 2 , the first face (21) being closer to the first layer (15) than the second face (22); (ii) has a reference surface (24) which 1) is within the second layer (20), 2) is substantially parallel to the first face (21), and 3) is separated from that face by a distance D 2 /2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concentration Ci /Re f at the reference surface; and (iv
  • the invention provides a semiconductor-on-insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material, said layer having a thickness of less than 10 microns (preferably, less than 5 microns, more preferably, less than 1 micron); and (b) the second layer (20): (i) has first and second substantially parallel faces (21 ,22) separated by a distance D 2 , the first face (21) being closer to the first layer (15) than the second face (22); (ii) has a reference surface (24) which 1) is within the second layer (20), 2) is substantially parallel to the first face (21), and 3) is separated from that face by a distance D 2 /2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concenfration Ci /Ref
  • the 10 micron limitation of subparagraph (a) is substantially less than the thickness of a semiconductor wafer.
  • the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material; and (b) the second layer (20) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, wherein the sum of the concenfrations of lithium, sodium, and potassium ions in the oxide glass or oxide glass-ceramic on an oxide basis is less than 1.0 weight percent and, preferably, less than 0.1 weight percent (i.e., wt.% Li 2 O + wt.% K 2 O + wt.% Na 2 O ⁇ 1.0
  • the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material; and (b) the second layer (20): (i) has first and second substantially parallel faces (21,22) separated by a distance D 2 , the first face (21) being closer to the first layer (15) than the second face (22); (ii) has a reference surface (24) which 1) is within the second layer (20), 2) is substantially parallel to the first face (21), and 3) is separated from that face by a distance D 2 /2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concenfration Cj / ef at the reference surface; (iv) has a region (23) which begins at the first face (21) and extends towards the reference surface (2
  • the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers with a bond sfrength of at least 8 joules/meter 2 , preferably at least 10 joules/meter 2 , and most preferably at least 15 joules/meter 2 , said first layer (15) comprising a substantially single-crystal semiconductor material and said second layer (20) comprising an oxide glass or an oxide glass-ceramic wherein at least a portion of the first layer (15) proximal to the second layer (20) comprises recesses (18) which divide said portion into substantially isolated regions (19) which can expand and confract relatively independently of one another.
  • the recesses (18) extend through the entire thickness (Ds) of the first layer (15).
  • the invention provides a silicon-on-insulator structure comprising first and second layers (15,20) which are directly attached to one another, said first layer (15) comprising a substantially single-crystal silicon material and said second layer (20) comprising a glass or a glass-ceramic which comprises silica and one or more other oxides as network formers (e.g., B 2 O 3 , Al 2 O 3 , and/or P 2 O 5 ), said first layer (15) comprising a region (16) which contacts the second layer (20) and comprises silicon oxide (i.e., SiO x where 1 ⁇ x ⁇ 2) but does not comprise the one or more other oxides, said region having a thickness which is less than or equal to 200 nanometers.
  • the invention provides a semiconductor-on- insulator structure comprising a substantially single-crystal semiconductor material (material S) and an oxide glass or an oxide glass-ceramic which comprises positive ions (material G), wherein at least a part of the structure comprises in order: material S; material S with an enhanced oxygen content; material G with a reduced positive ion concenfration for at least one type of positive ion; material G with an enhanced positive ion concentration for at least one type of positive ion; and material G.
  • material S substantially single-crystal semiconductor material
  • material G oxide glass or an oxide glass-ceramic which comprises positive ions
  • the "insulator" component of a semiconductor-on-insulator structure is automatically provided by the invention through the use of an oxide glass or an oxide glass-ceramic as the second subsfrate.
  • the insulating function of the glass or glass-ceramic is even further enhanced when the interface (30) between the first and second subsfrates (10,20) includes a positive ion depletion region (23).
  • all of the G materials are insulators.
  • the S material with enhanced oxygen concentration may, at least to some extent, function as an insulator depending on the oxygen concenfration achieved.
  • the insulator of the SOI structure In such cases, everything after the S material constitutes the insulator of the SOI structure.
  • This automatic provision of the insulator function in accordance with the invention is to be contrasted with conventional SOI structures in which a semiconductor film is attached to a semiconductor wafer.
  • an insulator layer e.g., a SiO 2 layer, needs to be sandwiched (buried) between the semiconductor film and the semiconductor wafer.
  • the methods of the present invention can be practiced to produce multiple SOI structures on a single oxide glass or oxide glass-ceramic subsfrate, where the SOI structures may all be the same, all different, or some the same and some different.
  • the product aspects of the invention can have multiple first layers (15) on a single second layer (20), where again, the first layers may all be the same, all different, or some the same and some different.
  • the resulting SOI structure can either have all or substantially all (i.e., > 95%) of the first face (21) of the second layer (20) attached (either directly or through one or more intermediate layers) to one or more kinds of substantially single-crystal semiconductor materials, or can have substantial areas of the first face that are associated with materials that are not substantially single-crystal semiconductor materials (hereinafter, the "non-single crystal semiconductor areas").
  • the first face can be attached, either directly or thrpugh one or more intermediate layers, to, for example, amorphous and/or ⁇ polycrystalline semiconductor materials, e.g., amorphous and/or polycrystalline silicon.
  • amorphous and/or ⁇ polycrystalline semiconductor materials e.g., amorphous and/or polycrystalline silicon.
  • the use of such less expensive materials can be particularly beneficial in display applications where substantially single-crystal semiconductor materials are typically only needed for certain parts of the display electronics, e.g., for peripheral drivers, image processors, timing controllers, and the like, that require higher performance semiconductor materials.
  • polycrystalline semiconductor materials and, in particular, polycrystalline silicon can be obtained by thermal crystallization (e.g., laser-based thermal crystallization) of amorphous materials after those materials have been applied to a subsfrate, such as, an LCD glass subsfrate.
  • thermal crystallization e.g., laser-based thermal crystallization
  • the entire first face of the second layer does not have to be associated with substantially single-crystal or non-single crystal semiconductor materials. Rather, specified areas can have the semiconductor materials with the spaces between such areas being either bare second layer or second layer attached to one or more non-semiconductor materials. The sizes of such spaces can be large or small as appropriate to the particular application of the invention.
  • the great majority of the glass layer e.g., greater than approximately 75-80%
  • the great majority of the glass layer will typically not be associated with either substantially single-crystal or non-single crystal semiconductor materials.
  • SOI structures having extensive areas composed of substantially single-crystal semiconductor materials can be obtained.
  • the invention provides a semiconductor-on-insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a plurality of regions each of which comprises a substantially single-crystal semiconductor material; (b) the second layer (20) comprises an oxide glass or an oxide glass-ceramic; and (c) the regions have surface areas Aj which satisfy the relationship:
  • the substantially single-crystal semiconductor materials of the various regions can all be the same, all different, or some the same and some different.
  • the substantially single-crystal semiconductor materials of the various regions can all be the same, all different, or some the same and some different.
  • one or more intermediate layers they can all be the same, all different, or some the same and some different for the various regions.
  • one or more regions can have the substantially single-crystal semiconductor material attached to the second layer through one or more intermediate layers, while one or more other regions can have the semiconductor material attached directly to the second layer.
  • the one or more intermediate layers between the first and second subsfrates if present, preferably have a combined thickness of less than 100 nm, more preferably less than 50 nm, and most preferably, less than 30 nm.
  • the invention also comprises any and all combinations of these aspects.
  • all embodiments of the invention preferably have an SOI structure which is characterized by a bond sfrength of at least 8 joules/meter 2 , preferably at least 10 joules/meter 2 , and most preferably at least 15 joules/meter 2 .
  • the SOI structure preferably includes at least one exfoliation surface, at least one positive ion depletion region, at least one pile-up region, and/or a semiconductor layer whose thickness is less than 10 microns.
  • the reference numbers used in the summaries of the various aspects of the invention are only for the convenience of the reader and are not intended to and should not be interpreted as limiting the scope of the invention. More generally, it is to be understood that both the foregoing general description and the following detailed description are merely exemplary of the invention, and are intended to provide an overview or framework for understanding the nature and character of the invention.
  • FIG. 1 A is a schematic drawing illustrating step (A) of the invention's method for producing SOI structures.
  • - Figure IB is a schematic drawing illustrating step (B) of the invention's method for producing SOI structures.
  • Figure 1C is a schematic drawing illustrating step (C) of the invention's method for producing SOI structures.
  • FIG. 1 is a schematic drawing illustrating step (D) of the invention's method for producing SOI structures.
  • Figure 2 A shows a completed SOI structure after step (D).
  • Figure 2B is a schematic drawing illustrating at an expanded scale the interface region 30 between the first and second substrates produced by step (C).
  • reference surfaces 17 and 24 are at %D S and V2 2 of Figure 2 A, respectively.
  • Figure 3 is a schematic drawing illustrating the use of recesses in the bonding surface of the first subsfrate to create regions which can expand and confract in relative isolation from one another.
  • Figure 4 is a plan view of the bonding surface of the first subsfrate illustrating the recesses and isolated regions of Figure 3.
  • Figures 5A and 5B are ToF-SIMS depth profiles of an SOI structure produced in accordance with the invention for a second substrate which includes both Li + and K + as mobile positive ions.
  • Figures 6A and 6B are ToF-SIMS depth profiles of an SOI structure of the type used in Figure 5 after reheating.
  • Figures 7A and 7B are ToF-SIMS depth profiles of an SOI structure produced in accordance with the invention for a second subsfrate which includes essentially only Na + as a mobile positive ion.
  • Figures 8 A and 8B are ToF-SLMS depth profiles of an SOI structure of the type used in Figure 7 after reheating.
  • Figures 5 A, 6 A, 7A, and 8 A shows SIMS signal intensity data
  • Figures 5B, 6B, 7B, and 8B shows that data converted into atomic percent values
  • Figure 9 is a convergent beam electron diffraction pattern illustrating the single crystal nature of the semiconductor layer of an SOI structure produced in accordance with the invention.
  • the semiconductor film in this case is phosphorus-doped silicon (Si).
  • Figures 10A, 10B, and IOC are ToF-SIMS depth profiles of an SOI structure produced in accordance with the invention for a second subsfrate which comprises alkaline- earth ions as the mobile positive ions.
  • Figures 10A and 10B show SIMS signal intensity data
  • Figure 10C shows that data converted into atomic percent values.
  • Figure 11 is a schematic drawing illustrating an SOI structure which comprises multiple first layers on a single second layer.
  • Figure 12 is a schematic drawing illustrating a preferred process for producing the S OI structure of Figure 11.
  • Figures 13A and 13B are schematic drawings illustrating preferred approaches for assembling multiple first substrates on a single second subsfrate.
  • Figure 13 A shows machining of the edges of the first subsfrates to reduce the size of the gap between the subsfrates
  • Figure 13B shows the assembly of the first subsfrates on a conductive backer to, among other things, simplify repeated use of the first subsfrates.
  • Figure 14 is a schematic drawing illustrating a multiple first substrate/single second substrate assembly where the gaps between first subsfrates have been filled with a semiconductor material.
  • Figure 15 is a schematic drawing illustrating a prior art process for forming a thin film transistor.
  • Figure 16 is a schematic flow chart showing a preferred embodiment of the process aspects of the invention.
  • like reference numbers designate like or corresponding parts throughout the several views. The elements to which the reference numbers generally correspond are set forth in Table 1.
  • the expansion of the glass-based material should be matched to the expansion of the semiconductor layer of the SOI structure to avoid separation of the semiconductor layer from the support substrate.
  • some glass-based materials with expansions close to that of semiconductors, e.g., silicon, are known, an exact match is difficult to obtain. Expansion mismatches are especially troublesome for large wafers where the stresses can become sufficiently high so as to cause debonding of the semiconductor layer.
  • the interface between the glass-based subsfrate and the semiconductor material should be free of ions, such as alkali ions, which can diffuse into semiconductor structures and cause serious problems with the functioning of semiconductor devices.
  • Figures 1A, IB, 1C, and ID schematically illustrate the process.
  • Figure 1A shows a first subsfrate 10 which comprises a substantially single- crystal semiconductor material.
  • the semiconductor material can be a silicon-based semiconductor or any other type of semiconductor, such as, the III-V, II-iV, II-IV-V, etc. classes of semiconductors.
  • silicon-based materials which can be used for the first subsfrate include silicon (Si), germanium-doped silicon (SiGe), and silicon carbide (SiC) materials.
  • silicon-based materials which can be used for the first subsfrate include silicon (Si), germanium-doped silicon (SiGe), and silicon carbide (SiC) materials.
  • semiconductors which can be employed for the first subsfrate include Ge, GaAs, GaP, and InP materials.
  • the semiconductor of the first subsfrate will be in the form of a substantially single- crystal material.
  • the word “substantially” is used in describing the first subsfrate to take account of the fact that semiconductor materials normally contain at least some internal or surface defects either inherently or purposely added, such as lattice defects or a few grain boundaries.
  • the word “substantially” also reflects the fact that certain dopants may distort or otherwise affect the crystal structure of the bulk semiconductor.
  • the first subsfrate 10 has a first external surface 11, a second external surface 12, and an internal zone 13 for separating the first substrate into a first part 14 and a second part 15, the thickness of the second part being Ds.
  • Ds will typically be in the range of 10 nanometers to 500 nanometers, with preferred thicknesses being in the 10 nanometer to 150 nanometer range.
  • the second part can be thicker than 500 nanometers, e.g., on the order of a 1,000 nanometers or more.
  • the second part can be thinner than 10 nanometers, although excessively thin semiconductor layers will generally not provide sufficient material for the production of semiconductor devices. Thinner semiconductor layers may be created via oxidation or other methods known in the art.
  • External surfaces 11 and 12 and separation zone 13 preferably are parallel to one another. However, to take account of the fact that there may be some slight angle, e.g., up to 1-2 degrees, between one or more of the surfaces and/or the zone, the surfaces and zone are described herein as being “substantially parallel” which includes both the completely parallel and slightly angled cases. The phrase “substantially parallel” also includes the possibility that one or more of the surfaces or the zone may not be completely flat.
  • Separation zone 13 is formed using implantation/exfoliation techniques of the type currently known to those skilled in the art or which may be developed in the future. At present, the separation zone is preferably formed using the hydrogen ion implantation techniques of the references discussed above, the relevant portions of which are hereby incorporated by reference.
  • the separation zone needs to be separable into the first and second parts at the separation zone during step (D).
  • the separation zone needs to respond to the heat treatment/cooling process by becoming weaker so that the division of the first subsfrate into the first and second parts can occur.
  • the second subsfrate 20 comprises two external surfaces 21 and 22 which, like the surfaces and separation zone of the first subsfrate, are substantially parallel to one another.
  • any deviations from parallel of external surfaces 11, 12, 21, and 22 and separation zone 13 are preferably kept to a minimum.
  • the second subsfrate comprises an oxide glass or an oxide glass-ceramic having a strain point of less than 1,000°C.
  • the sfrain point is the temperature at which the glass or glass-ceramic has a viscosity of 10 14 ' 6 poise (10 13 ' 6 Pa.s).
  • the glasses are presently preferred because they are typically simpler to manufacture, thus making them more widely available and less expensive.
  • the second subsfrate has a thickness D 2 , which is preferably in the range of 0.1mm to 10mm and most preferably in the range of 0.5mm to 1mm.
  • insulating layers having a thickness greater than or equal to 1 micron are desirable, e.g., to avoid parasitic capacitive effects which arise when standard SOI structures having a silicon/silicon dioxide/silicon configuration are operated at high frequencies. In the past, such thicknesses have been difficult to achieve.
  • an SOI structure having an insulating layer thicker than 1 micron is readily achieved by simply using a second subsfrate whose thickness is greater than or equal to 1 micron.
  • a preferred lower limit on the thickness of the second subsfrate is thus 1 micron.
  • the second subsfrate needs to be thick enough to support the first subsfrate through the process steps of the invention, as well as subsequent processing performed on the SOI structure.
  • a thickness beyond that needed for the support function or that desired for the ultimate SOI structure is generally not preferred since the greater the thickness of the second subsfrate, the lower the electric field strength within the substrate during step (C) for the same applied voltage difference.
  • the oxide glass or oxide glass-ceramic is preferably silica-based.
  • the mole percent of SiO 2 in the oxide glass or oxide glass-ceramic is preferably greater than 30 mole% and most preferably greater than 40 mole%.
  • the crystalline phase can be mullite, cordierite, anorthite, spinel, or other crystalline phases known in the art for glass-ceramics.
  • the glass phase of the glass-ceramic should be sufficient to allow movement of positive ions away from the interface between the first and second substrates during step (C).
  • Non-silica-based glasses and glass-ceramics can be used in the practice of the invention, but are generally less preferred because of their higher cost and/or inferior performance characteristics.
  • the glass or glass-ceramic is preferably transparent in the visible, near UV, and/or IR wavelength ranges, e.g., the glass or glass ceramic is preferably transparent in the 350 nm to 2 micron wavelength range.
  • the glass or glass-ceramic of the second subsfrate can be produced from conventional raw materials using a variety of techniques known in the glass making art.
  • the oxide glass or oxide glass-ceramic comprises at least some positive ions which during step (C), move within substrate 20 in the direction of the applied electric field, i.e., away from surface 21 and towards surface 22.
  • Alkali ions e.g., Li +1 , Na +1 , and/or K +1 ions, are suitable positive ions for this purpose because they generally have higher mobilities than other types of positive ions typically incorporated in oxide glasses and oxide glass-ceramics, e.g., alkaline-earth ions.
  • oxide glasses and oxide glass-ceramics having positive ions other than alkali ions can be used in the practice of the invention.
  • the concenfration of the alkali and alkaline-earth ions can vary over a wide range, representative concentrations being between 0.1 and 40 wt.% on an oxide basis.
  • Preferred alkali and alkaline-earth ion concenfrations are 0.1 to 10 wt.% on an oxide basis in the case of alkali ions, and 0-25 wt.% on an oxide basis in the case of alkaline-earth ions.
  • first subsfrates composed of a single glass or glass-ceramic
  • laminated structures can be used if desired.
  • the layer of the laminate closest to the first subsfrate should have the properties discussed herein for a second subsfrate composed of a single glass or glass-ceramic.
  • Layers farther from the first subsfrate preferably also have those properties, but may have relaxed properties because they do not directly interact with the first subsfrate.
  • the second subsfrate is considered to have ended when the properties specified for a second subsfrate are no longer satisfied.
  • either or both of subsfrates 10 and 20 can include surface layers over part or all of their external surfaces, e.g., an oxide layer on the semiconductor.
  • an oxide layer on the semiconductor subsfrate having a thickness greater than about 100 nanometers can lead to weak or no bonding with the glass or glass-ceramic subsfrate.
  • an oxide layer having a greater thickness provides a high resistance to current flow and thus diminishes the electrolysis-type reaction at the interface between the first and second subsfrates which is believed to produce the desired strong bond.
  • any oxide layer formed on the bonding surface of the second subsfrate should not interfere with current flow and thus will typically (and preferably) have a thickness of less than about 100 nanometers.
  • surface layers are present on the bonding surfaces of subsfrates 10 and/or 20, they constitute intermediate layers between the first and second subsfrates in the finished SOI structure.
  • prefreatment of the bonding surface 11 of first subsfrate 10 to reduce its hydrogen concenfration has been found advantageous in achieving bonding of the second part 15 of the first subsfrate to second subsfrate 20.
  • a reduction in hydrogen concenfration has been found to be of particular importance when transferring silicon films from silicon wafers implanted with hydrogen ions to glass subsfrates containing alkaline-earth ions, such as, substrates made of CORNING INCORPORATED GLASS COMPOSITION NO. 1737 or CORNING INCORPORATED GLASS COMPOSITION NO. EAGLE 2000TM, which are used in, for example, the production of liquid crystal displays.
  • the hydrogen te ⁇ riination at the Si surface inhibits the bonding process and thus it has been found desirable to reduce the hydrogen concentration on the implanted Si wafer surface by using a gentle oxidizing treatment in order to obtain effective Si layer transfer to glass wafers of the foregoing types.
  • Reduction in hydrogen concenfration results in making the implanted silicon wafer more hydrophilic and allows the bonding to take place during the application of voltage and heat.
  • the strong bond formed during the process allows unifo ⁇ n separation of the Si film from the mother wafer.
  • Quantitatively it has been found that in the absence of a hydrogen reduction treatment, only about 10% of the glass wafer is covered with a Si film and even in the covered area, the Si film tends to be non-uniform.
  • step (B) of the process of the invention in which the first and second subsfrates 10 and 20 are brought into contact at their bonding surfaces 11 and 21.
  • the first and second subsfrates are heated prior to step (B), e.g., are heated so that force-applying surfaces 12 and 22 are at Ti and T 2 , respectively. In this way, differential expansion between the first and second subsfrates is avoided during the bonding process of step (C).
  • the first and second subsfrates are not pre-heated prior to step (B), but are heated after bonding surfaces 11 and 21 have been brought into contact and before the beginning of step (C) and/or during the initial part of step (C) before substantial bonding has occurred.
  • the bonding surfaces can be separated by spacers which are removed once the desired temperatures of the first and second subsfrates have been reached.
  • the processing chamber which is shown schematically at 40 in Figure 1C, can have a variety of configurations. For experimental purposes, a bonder of the type sold by SUSS MICROTEC of Kunststoff, Germany, can be used as the processing chamber.
  • FIG. 1C shows the central step of the process, i.e., step (C), where the first and second subsfrates are bonded to one another. Step (C) is performed for a period of time sufficient for the first and second subsfrates to bond to one another at the first and second bonding surfaces.
  • step (C) can be performed for a period between 45 and 90 minutes. Shorter periods of time are, of course, generally preferred (e.g., times less than 30 minutes) and in a commercial setting, it is expected that the time required to perform step (C) can be reduced to a period of 5-15 minutes or less through the optimization of subsfrate materials, processing temperatures, and applied voltages.
  • Step (C) is preferably performed under moderate vacuum conditions, i.e., chamber 40 is evacuated while step (C) is performed.
  • the pressure in the chamber is less than or equal to 1 millibar, and most preferably, less than or equal to 10 "3 millibars.
  • step (C) can be performed in an inert atmosphere, such as, an atmosphere of argon, helium, or the like.
  • step (C) is performed with Vi > V 2 and preferably with Ti ⁇ T 2 , where Vi and Ti are, respectively, the voltage and temperature at force-applying surface 12, and V 2 and T 2 are, respectively, the voltage and temperature at force-applying surface 22.
  • the second subsfrate was located below the first subsfrate as shown in Figure 1C, although the opposite orientation can be used if desired. Also, vertical or other orientations for the subsfrates can be used, if desired.
  • Vi and V 2 preferably satisfy the relationship: 100 volts/cm ⁇ (Vi -V 2 )/D ⁇ 40 kilovolts/cm, where D is the distance between the first and second force-applying surfaces during step (C).
  • a preferred value for the (Vi -V 2 )/D ratio ranges between about 5-20KV/cm.
  • Ti and T 2 preferably satisfy the relationships: T s - 350 ⁇ Ti ⁇ T s + 350; and T s - 350 ⁇ T 2 ⁇ T s + 350; where T s is the sfrain point of the oxide glass or oxide glass-ceramic and T s , Ti, and T 2 are in degrees centigrade.
  • T s is less than 1000°C, can be less than 800°C, and may also be less than about 700°C.
  • Ti and T 2 will be greater than or equal to 300°C and less than or equal to 800°C, although higher or lower temperatures can be used, if desired.
  • lower temperatures are generally preferred, e.g., temperatures of around 450°C for glasses like CORNING INCORPORATED GLASS COMPOSITIONS NOS. 7070 and 7740 used in various of the examples presented below.
  • Ti and T 2 are chosen to provide differential confraction of the first and second substrates upon cooling so that in the preferred embodiments of the invention, the second substrate 20 seeks to confract to a greater extent than the first substrate 10 to thereby weaken the first substrate at separation zone 13 and produce an SOI structure where the semiconductor film is under compression, as opposed to tension.
  • T 2 will be greater than Ti, with Ti and T 2 generally satisfying the relationship: 5°C ⁇ T 2 - T ⁇ ⁇ 150°C, and preferably the relationship: 10°C ⁇ T 2 - Ti ⁇ 150°C.
  • the coefficients of thermal expansion of the first and second subsfrates and the chosen temperature differential will preferably satisfy at least one and most preferably both of the following relationships : CTEi - 20xl0 "7 /°C ⁇ CTE 2 ⁇ CTEi + 20xlO ⁇ 7 /°C; and/or (T 2 - Ti)»
  • the 0-300°C CTE of the oxide glass or oxide glass-ceramic i.e., CTE 2
  • CTE 2 preferably satisfies the relationship: 5xlO "7 /°C ⁇ CTE 2 ⁇ 75xlO "7 /°C.
  • positive ions within the second subsfrate e.g., Li +1 , Na +1 , K +1 , Cs +1 , Mg +2 , Ca +2 , Sr +2 , and/or Ba +2 ions (the alkali/alkaline-earth ions)
  • a depletion region shown schematically in Figure 2B by the reference number 23.
  • the thickness ⁇ o of this region can be defined in terms of reference concenfrations for the positive ions.
  • each of those ions which the oxide glass or oxide glass-ceramic contains will have a reference concenfration Cj /Ref at a reference surface 24 which 1) is within the second subsfrate, 2) is substantially parallel to the second bonding surface 21, and 3) is spaced from that surface by a distance D 2 /2.
  • the thickness ⁇ o of the positive ion depletion region can then be defined as the distance between the second bonding surface 21 and a surface 23 a which 1) is within the second subsfrate, 2) is substantially parallel to the second bonding surface, and 3) is the surface farthest from the second bonding surface for which the following relationship is satisfied for at least one of the alkali/alkaline-earth ions which the oxide glass or oxide glass- ceramic contains: Cj(x)/Ci /R ⁇ f ⁇ 0.5, 0 ⁇ x ⁇ ⁇ D , where Cj(x) is the concenfration of said at least one alkali/alkaline-earth ion as a function of distance x from the second bonding surface, and C;(x) and /Ref are in atomic percent.
  • ⁇ p will generally satisfy the relationship: ⁇ o ⁇ 10 nanometers, and will often satisfy the relationship: ⁇ p ⁇ 1000 nanometers.
  • the movement of the positive ions within the second substrate during step (C) also can produce one or more "pile-up" regions for one or more of the mobile positive ions contained in the oxide glass or oxide glass-ceramic.
  • pile-up regions when present, can have a thickness of 500 nanometers or more and a peak positive ion concenfration Cj / p ea which satisfies the relationship: where Cj/p eak and /Ref are in atomic percent, and Cj / Ref is defined as set forth above.
  • Cj /Peak Cj / ef will be greater than 2 (see, for example, the K + pile-up region of Figure 5B below).
  • the location p eak of the peak of a pile-up region typically satisfies the relationship: 0.8» ⁇ D ⁇ Xpeak ⁇ 1.2» ⁇ D , and often satisfies the relationship: 0.9* ⁇ D ⁇ XPeak ⁇ 1.1 » D, where xpe ak is the distance of the peak from the second bonding surface and ⁇ o is as defined above.
  • step (C) In the case of oxide glasses containing alkaline-earth ions, it has been found that by reducing the processing temperature, time, and/or voltage employed in step (C), some bonding of a silicon film to a glass wafer can be achieved with essentially no observable ion movement. However, this bonding is of the mechanical type, e.g., van der Waals type bonding, as opposed to chemical bonding, and the resulting bond sfrengths are lower than those achieved with ion movement. Also, because it lacks a depletion region, the resulting structure can suffer from ion movement into the silicon film during subsequent processing of the SOI structure at elevated temperatures, which can impair the functioning of electronic devices formed on or in the silicon film.
  • step (C) can also produce a hybrid region 16 of enhanced oxygen concenfration which begins at surface 11 and extends towards separation zone 13.
  • the thickness ⁇ of this region can be defined in terms of a reference concenfration for oxygen at a reference surface within the substantially single-crystal semiconductor material.
  • a suitable reference surface is, for example, surface 17 in Figure 2B which: 1) is within the second part of the first subsfrate, 2) is substantially parallel to bonding surface 11, and 3) is separated from that surface by a distance Ds/2, where, as above, Ds is the thickness of the second part.
  • the thickness ⁇ of the hybrid region will typically satisfy the relationship: ⁇ ii ⁇ 200 nanometers, where ⁇ is the distance between bonding surface 11 and a surface which 1) is within the second part of the first subsfrate, 2) is substantially parallel to bonding surface 11, and 3) is the surface farthest from bonding surface 11 for which the following relationship is satisfied: Co(x) - Co/Ref ⁇ 50 percent, 0 ⁇ x ⁇ ⁇ H , where Co(x) is the concenfration of oxygen as a function of distance x from bonding surface 11, Co/Ref is the concenfration of oxygen at the above reference surface, and Co(x) and Co /Ref are in atomic percent.
  • ⁇ will be substantially smaller than 200 nanometers, e.g., on the order of
  • the hybrid region can be characterized as a region which contains silicon oxide, e.g., silica (SiO 2 ), but does not' contain the one or more other oxides of the silica-based glass or glass-ceramic.
  • step (C) transforms the interface between the first and second subsfrates which is formed in step (B) by contacting bonding surface 11 with bonding surface 21, into an interface region 30, which preferably comprises hybrid region 16 and depletion region 23, and may also preferably comprise one or more positive ion pile-up regions in the vicinity of the distal edge of the depletion region.
  • step (C) the bonded first and second subsfrates are cooled, e.g., to room temperature, and the first and second parts (14,15) of the first substrate are separated from one another. Because of the weakening of the separation zone which occurs during cooling, this separation can be performed without disturbing the bond between the second part and the second subsfrate or damaging the second part or the second subsfrate.
  • the separation involves merely moving the first and second parts (14,15) of the first subsfrate 10 away from one another (e.g., lifting the second part 14 upwards as shown in Figure ID), since during the cooling, those parts will have become completely free of one another.
  • a slight peeling action like that used to remove household plastic wrap from a smooth object, is used at the end of the cooling to separate the two parts, but more than this is not needed because of the differential confraction of the first and second subsfrates and the resulting weakening of the separation zone.
  • the separation will typically result in part of separation zone 13 ending up associated with the first part of the first subsfrate and with part ending up associated with the second part (see 13a and 13b in Figure ID).
  • the external surfaces of the first and second parts produced by this separation i.e., the exfoliation surfaces
  • the exfoliation surfaces may be useable as is or may require subsequent treatments, e.g., polishing, etching, doping, etc., prior to use.
  • the exfoliation surface of first part 14 may be subjected to conventional touch polishing to provide a sufficiently smooth surface for bonding to a new second subsfrate.
  • step (D) Such polishing or other surface freatments may also be appropriate for the exfoliation surface of the second part 15 prior to its use in the manufacture of a thin film transistor or other electronic device.
  • step (D) By, for example, partially cooling the first and second subsfrates and then applying a separating force, e.g., twisting the first and second subsfrates relative to one another, while continuing to subject the substrates to an elevated temperature, an electric field, and an applied pressure.
  • separating force e.g., twisting the first and second subsfrates relative to one another, while continuing to subject the substrates to an elevated temperature, an electric field, and an applied pressure.
  • Such separating can, for example, be begun part way through step (C).
  • step (D) may be desirable to shorten the overall process, especially if for a particular set of subsfrates and operating conditions, the bonding between the subsfrates becomes sfrong enough for separation of the first and second parts to be performed while additional step (C)-type processing is continued to develop a depletion zone of a desired thickness.
  • step (C)-type processing is continued to develop a depletion zone of a desired thickness.
  • surface 13b can, for example, be treated to remove any roughness or other imperfections arising from the separation process.
  • first part 14 of the first subsfrate can be treated for subsequent use as, for example, a new (slightly thinner) first subsfrate.
  • Figures 3 and 4 illustrate a modification of the first subsfrate which can be used if delamination (de-bonding) of the first and second subsfrates is a concern. Specifically, delamination can occur if there is a large difference in the coefficients of thermal expansion of the semiconductor material and the oxide glass or oxide glass-ceramic. It can also occur when SOI structures having large surface areas are produced.
  • recesses 18 can be formed in the first substrate which begin at bonding surface 11 and preferably extend into the first subsfrate to a distance greater than the depth of second part 15. These recesses form isolated regions 19 which can expand and confract relatively independently of one another. In this way, high stresses do not develop as a result of differences in the CTEs of the first and second subsfrates as those subsfrates, after bonding, cool from the operating temperature of step (C), e.g., 450°C for glasses like CORNING INCORPORATED GLASS
  • the first substrate will be a silicon-based semiconductor material and the second subsfrate will be an alkali-containing glass.
  • the process of the invention can be practiced as follows. First, a glass containing a small percentage of alkali ions with expansion relatively well matched to that of silicon is chosen. A silicon wafer either without an oxide layer or with a thin oxide layer (see above) is implanted with hydrogen ions to generate subsurface flaws. The implanted wafer is then placed on the glass wafer with the implanted surface next to the glass wafer surface with spacers in between. These two wafers are then placed in a chamber.
  • the wafer assembly is then heated under a differential temperature gradient, with the glass wafer being heated to a higher temperature than the silicon wafer.
  • the temperature difference between the wafers is at least 10°C, but may be as high as 100-150°C. This temperature differential is crucial for a glass having a CTE matched to that of silicon since it ensures separation of the Si film from the Si wafer due to thermal stresses. Without the application of the temperature gradient, the Si layer separation cannot be performed without damage to the SOI structure.
  • the preferred pressure range is 1- 50 psi.
  • FIG. 11 shows a stylized configuration for such a multiple first layer/single second layer assembly 50, where Ai, A 2 , ... ,A 6 are representative first layer shapes and 51 are optional gaps between closely-spaced first layers.
  • Ai, A 2 , ... ,A 6 are representative first layer shapes and 51 are optional gaps between closely-spaced first layers.
  • the portions of second layer 20 which are not associated with a first layer can be used for a variety of purposes, including as supports for amorphous and/or polycrystalline semiconductor materials.
  • Figure 12 shows in schematic form the application of the process aspects of the invention to the production of multiple first layer/single second layer assemblies.
  • implanted semiconductor pieces 10 e.g., hydrogen- implanted silicon pieces
  • a glass or glass- ceramic subsfrate 20 in an initial assembly step (hereinafter referred to as "tiling," which includes the case of a single first subsfrate 10 which covers only part, rather than all, of a second substrate 20).
  • the resulting assembly of multiple semiconductor (e.g., silicon) subsfrates and a single glass or glass ceramic subsfrate is then subjected to the application of heat and electric potential to bond the semiconductor to the glass or glass ceramic (see the middle part of Figure 12). All the semiconductor pieces bond to the glass or glass ceramic although there may be no continuous electrical contact between the individual pieces.
  • the semiconductor pieces and glass or glass ceramic with attached semiconductor film are separated to produce the desired SOI structure (see the right hand part of Figure 12; this part of Figure 12 also shows filled gaps between the semiconductor films (see below)).
  • the advantages of using a tiling process include the ability to provide large glass or glass ceramic subsfrates with substantially single crystal semiconductor films without a limitation on size.
  • the size of the glass subsfrate needed is often larger than the 300 mm diameter of semiconductor wafers.
  • photovoltaic applications also require large area SOI structures. Tiling also allows substantially single crystal semiconductor materials to be placed on desired sites on glass or glass ceramic subsfrates. This ability allows placement of high performance semiconductor films, e.g., silicon films, in the areas of large subsfrates where drivers and memory circuits may be placed and thus avoids having to cover the entire subsfrate with a semiconductor film, thus reducing cost.
  • the distance between the semiconductor films of the finished SOI structure depends on the proximity of the semiconductor subsfrates during initial assembly.
  • FIG. 13 A shows one way in which the edges of semiconductor wafers may be machined to minimize the gap between adjacent pieces.
  • Figure 13B shows another way to perform the tiling operation in which pieces of one or more semiconductor wafers 10 are assembled in a desired pattern and then bonded to a conductive subsfrate 41 which acts as a support structure. The bonding can be done by soldering, brazing, or use of a refractory conductive glue.
  • the support structure may be a metal foil or other conductive subsfrate which can withstand the process temperature.
  • the semiconductor pieces on the conductive subsfrate are then implanted with, for example, hydrogen ions, and bonding to the glass or glass ceramic is carried out as described above.
  • the exposed exfoliation surfaces of the semiconductor pieces on the conductive subsfrate can be polished to remove surface roughness, and implanted again, whereupon, the bonding process with another glass or glass ceramic subsfrate can be repeated. In this way, the semiconductor pieces do not need to be reassembled each time an SOI structure is produced. Tiling using a conductive support is particularly useful when large area SOI structures are to be produced.
  • the small gaps between semiconductor pieces can be filled with semiconductor material after the pieces have been assembled on the conductive subsfrate using CVD or other deposition processes.
  • Figure 14 shows the resulting assembly, where the filled gaps are identified by the reference number 52. Filling of all gaps removes any nonconducting regions from the semiconductor subsfrate. After the gaps have been filled, the ion implantation, bonding, and separation steps are carried out to produce a continuous SOI structure having two or more substantially single crystal semiconductor regions separated by gaps filled with amorphous semiconductor, e.g., amorphous silicon.
  • the right hand portion of Figure 12 shows such a continuous SOI structure obtained by gap filling prior to bonding.
  • the amorphous semiconductor material may crystallize to produce a substantially single crystal semiconductor film on the glass or glass ceramic subsfrate without any gaps.
  • these aspects of the invention are particularly useful when large area SOI structures are to be produced. Without intending to limit it in any manner, the present invention will be more fully described by the following examples.
  • Example 5-8 and 13 elemental depth profiles obtained using time-of-flight secondary ion mass spectrometry (ToF-SIMS) are presented.
  • ToF-SIMS is a surface analytical technique that uses an ion beam to remove small numbers of atoms from the outermost atomic layer of a surface.
  • a short pulse of primary ions strikes the surface, and the secondary- ions produced in the sputtering process are extracted from the sample surface and into a time- of-flight mass spectrometer.
  • These secondary ions are dispersed in time according to their velocities (which are proportional to their mass/charge ratio m/z).
  • Discrete packets of ions of differing mass are detected as a function of time at the end of the flight tube.
  • ToF-SIMS is capable of detecting ions over a large mass range and can generate an image of the lateral distribution of these secondary ions at spatial resolutions of better than 0.15 microns. Pulsed operation of the primary beam allows insulating surfaces to be completely neutralized between pulses using a low energy electron beam.
  • ToF-SIMS was chosen to analyze the SOI structures produced by the invention because the analysis could be performed without any charge build-up at the surface of insulators.
  • Two ion beams were employed using the dual beam strategy - one for intermittent sputtering and another for analyzing the newly created surface. Analysis was performed using a TRIFT II instrument manufactured by Physical Elecfronics, Inc., Eden Prairie, MN. A low energy Cs beam was used to sputter in synchronization with a pulsed Ga beam for analysis. A small piece of the sample was cleaved to fit the ToF-SIMS sample holder ( ⁇ lcm 2 ).
  • a 5kV 133 Cs + beam was used for sputtering in conjunction with 15kV, 600pA 69 Ga + beam for analysis.
  • the Cs beam was rastered over 500Dm x 500Dm area of the sample; the Ga beam analyzed a 50Dm x 50 Dm window at the center of the Cs-sputtered region.
  • two types of plots are presented: one type showing the variation of SIMS signal intensities and the other type showing an approximate quantification of these intensities to atomic %.
  • the nominal composition of the base glass was used as an internal standard in accordance with the "relative sensitivity factor" method.
  • the ion signals towards the end of the profile were taken as corresponding to the bulk glass.
  • the ratio of ion intensities X + /Si + was used in these calculations, where X denotes a glass component and Si represents the matrix element.
  • the sputter rate of the Cs beam was determined by measuring the crater depth at the end of the experiment. Since this calibration assumes that the sputter is uniform across the analyzed depth, the thickness of each layer could be somewhat different. Thus, as indicated in Figures 5B through 8B, the depths, as well as the atomic percent values, are only approximate. Although not explicitly indicated on Figure IOC, the depths and atomic percent values of this figure are also only approximate.
  • Each profile of Examples 5-8 and 13 is characterized by the following general sequence of layers: (1) Native oxide on the surface of Si (2) Silicon film (3) Interfacial silica film (hybrid region) (4) Alkali-depleted region (or alkaline-earth depleted region in the case of Example 13) (5) Alkali pile-up (or alkaline-earth pile-up region in the case of Example 13) (6) Base glass In these SLMS depth profiles, higher Si + signals are observed from oxides such as silica and glass regions than from the elemental Si film. This enhancement of the SLMS signal is due to the presence of oxygen and is a well known example of "matrix effects" in SLMS quantification.
  • EXAMPLE 1 A 4-inch diameter phosphorus-doped silicon wafer (hereinafter referred to as the "silicon wafer") having a thickness of 0.525 mm was implanted with hydrogen ions at 69 KeV at a concenfration of 6x10 16 ions/cm 2 using commercially available, room temperature, ion implantation techniques.
  • the phosphorus-doped silicon had a 0°C CTE of 24xlO ⁇ 7 /°C and a 300°C CTE of 38xlO ⁇ 7 /°C.
  • the wafer was obtained from SiliconSense Inc., Nashua, NH, and, as reported by the manufacturer, had a resistivity of 1-10 ohm'cm.
  • Boron-doped silicon wafers were also used in various of the examples with equivalent results to the phosphorus-doped wafers.
  • a 4-inch diameter glass wafer having a thickness of 1 mm was washed in detergent, rinsed in distilled water, soaked in 10% nitric acid for 1 hour, and finally rinsed again in distilled water. It was then placed in a clean room hood and allowed to dry.
  • the glass wafer was made of CORNING INCORPORATED GLASS COMPOSITION NO. 7070. On a weight percent basis, this glass comprises: 72 wt.% SiO 2 , 27 wt.% B 2 O 3 , 1.5 wt.% Li 2 O, and 0.5 wt.% K 2 O.
  • the glass wafer has a 0-300°C CTE of 32x10 "7 /°C and a resistivity of 10 11 2 ⁇ -cm at 250°C and 10 9 1 ⁇ -cm at 350°C.
  • the glass wafer was placed in a fixture for subsequent mounting on a chuck connected to the "negative" support of a SUSS MICROTEC bonder (Model SB6) with spacers placed on the top surface of the glass.
  • the spacers were brass and had a thickness of about 0.1 mm.
  • the silicon wafer was placed on top of the spacers with the hydrogen-freated surface towards the glass. The fixture's clamps were then engaged over both the wafers.
  • the fixture was then placed in the bonder, vacuum was applied down to 10 -3 millibars, and the wafers were heated to 450°C.
  • the spacers and the clamps were removed and ram pressure was applied to the wafers (10 psi) through the bonder's plungers.
  • voltage was applied to the wafers through the plungers.
  • the difference in potential between the top of the Si wafer and the bottom of the glass wafer was 1000 volts.
  • the (Vi -V 2 )/D ratio was thus 6.55 KV/cm.
  • the wafers were held under these conditions for 1 hour. Finally the temperature, pressure, and voltage were all turned off and the sample was allowed to cool for a period of 2-3 hours.
  • the differential heating was achieved by selecting the temperatures of the force-applying plungers of the bonder.
  • the 450°C and 400°C values represent the temperatures of the plungers and thus the temperatures at the bottom surface of the glass wafer and the top surface of the silicon wafer, respectively, i.e., the temperatures at surfaces 22 and 12 in Figure 1C
  • the glass wafer with a 0.4-micron layer of silicon (an SOI configuration) and the remainder of the Si wafer were easily separated, and thus an SOI glass wafer was successfully obtained.
  • This result indicates that the thermal stress generated by a thermal differential is necessary in generating a glass-based SOI structure.
  • the thermal stress generated by cooling from a thermal differential is necessary for a glass wafer having a CTE matched to that of silicon.
  • the SOI structures formed using the procedure of this example were suitable for use in electronic, display and solar cell applications.
  • EXAMPLE 3 the Si wafer was first etched with a pattern of circular islands separated from one another. The islands were about 150 microns in diameter. This patterned wafer was ion implanted and then the process of Example 2 was used to transfer a Si layer about 0.4 microns thick onto the glass wafer. An SOI structure with an excellent bond between the Si layer and glass wafer was created in this case. This island technique is expected to be of particular value when making large wafers where a thermal expansion mismatch between the glass and the Si is most likely to lead to del-tmination or other damage to the SOI structure.
  • the pattern etched or otherwise formed in the silicon wafer may be any geometric pattern which produces isolated islands of silicon. The size and the distance between the islands can be adjusted according to the requirements.
  • Example 4 The experiment of Example 1 was repeated without the application of voltage across the wafers. In this case, the two wafers did not bond at all indicating that the application of the voltage across the wafers is an essential part of the process.
  • EXAMPLE 5 An SOI structure prepared in accordance with Example 2 was subjected to a ToF-
  • Example 7 The experiment of Example 2 was repeated using a glass wafer made of CORNING INCORPORATED GLASS COMPOSITION NO. 7740. On a weight percent basis, this glass comprises: 81.3 wt.% SiO 2 , 12.6 wt.% B 2 O 3 , 2.19 wt.% Al 2 O 3 , and 4.2 wt.% Na 2 O, as well as trace amounts of Fe 2 O 3 and K 2 O.
  • Example 7 It has a 0-300°C CTE of 32.6x10 ⁇ 7 /°C and a resistivity of 10 8 5 ⁇ -cm at 250°C and 10 66 ⁇ -cm at 350°C.
  • the same processing conditions, including temperature, pressure, and voltage, and the same wafer dimensions were used as in Example 2.
  • a ToF-SIMS analysis was performed as in Example 5 and the results are shown in Figure 7. Again, a depletion region, a hybrid region (identified by the word "silica” in Figure 7A and the phrase "interfacial silica layer" in Figure 7B), and a pile-up region can be seen in this figure.
  • EXAMPLE 8 An SOI structure prepared in accordance with Example 7 was held at 500°C for 1 hour under vacuum (10 "3 millibars). A ToF-SIMS analysis was then preformed. The results are shown in Figure 8, where the same nomenclature is used as in Figure 7. A comparison of this figure with Figure 7 shows that the depletion, hybrid, and pile- up regions, as well as the overall shape of the individual concentration curves, are substantially unchanged by the reheating.
  • EXAMPLE 9 A convergent beam electron distribution function (edf) was obtained for the semiconductor layer of an SOI structure prepared in accordance with Example 2. Figure 9 shows the resulting fransmission micrograph. As can be seen in this figure, the quality of the single crystal layer of Si is excellent.
  • EXAMPLE 10 Experiments were performed to evaluate the feasibility of obtaining single crystal silicon films on glass and glass-ceramic wafers via thermal bonding without the use of an applied voltage or a temperature differential.
  • One key issue in bonding a silicon wafer to a glass or glass-ceramic wafer is the well- known problem of contamination of the silicon with mobile ions from the glass or glass- ceramic.
  • the silicon film needed for electronic devices is deposited on a glass subsfrate after the subsfrate has been coated with barrier layers of silica and silicon nitride to prevent migration of ions in the glass to the silicon film.
  • COMPOSITION NO. 7070 which, as discussed above, is an alkali-borosilicate glass. The sfrain point of this glass is 450°C.
  • a 100 mm diameter glass wafer 1 mm thick was polished to a surface roughness of 0.1 nm rms.
  • a silicon wafer 100 microns thick was hydrogen ion implanted at room temperature at a dosage of 7 x 10 ions/cm and an implantation energy of 100 KeV. Both the wafers were cleaned using a standard method for cleaning glass, namely, a detergent wash, a distilled- water rinse, a nitric acid treatment, and a final distilled- water rinse, and then brought into contact at room temperature.
  • Example 10B The experiment of Example 10A was repeated but in this case the wafer was made of CORNING INCORPORATED GLASS COMPOSITION NO.
  • Example 10C which, as discussed above, is an alumino-borosilicate glass.
  • the sfrain point of the 7740 composition is 540°C, and thus the bonding experiment was done at 540°C.
  • the result was identical to that of Example 10A, in that no fransfer of a silicon film to glass occurred.
  • EXAMPLE 10C The experiment of Example 10A was repeated with an alkaline-earth alumino- borosihcate composition, namely, CORNING INCORPORATED GLASS COMPOSITION NO. 1737, a glass used in the display industry.
  • the sfrain point of this glass is 660°C and thus the experiment was done at 660°C.
  • Example 10D The experiment of Example 10A was repeated using a glass-ceramic wafer with an alkali and alkaline-earth aluminosilicate composition. The material had a sfrain point of 810°C and thus the experiment was performed at 810°C. Again, no fransfer of a silicon film to the glass-ceramic wafer was observed.
  • EXAMPLE 11 This example demonstrates the value of reducing the hydrogen concentration at the surface of a semiconductor wafer which is to be bound to an alkaline-earth containing glass or glass-ceramic.
  • EXAMPLE 11A A silicon wafer 100 mm in diameter and 100 microns thick was hydrogen ion implanted at a dosage of 8 xl 0 ions/cm and an implantation energy of 100 KeV.
  • the wafer was then cleaned in distilled water.
  • the contact angle measured on this wafer was 70 degrees indicating a very hydrophobic surface.
  • a glass wafer composed of CORNING INCORPORATED GLASS COMPOSITION NO. 1737 was washed with FISHER SCIENTIFIC CONTRAD 70 detergent in an ultrasonic bath for 15 minutes followed by a distilled water wash for 15 minutes in the ultrasonic bath. Thereafter, the wafer was washed in 10% nitric acid followed by another distilled water wash. The silicon wafer was not cleaned in the detergent to avoid contamination of the wafer surface. Both wafers were given a final cleaning in a spin washer dryer with distilled water in a clean room.
  • the two wafers were then processed using the processing steps of Example 2 and the SUSS MICROTEC bonder of that example.
  • the glass wafer was placed on the bonder's negative plunger and the silicon wafer was placed on the positive plunger and held away from the glass wafer with spacers.
  • the two wafers were heated to 525°C (silicon wafer) and 575°C (glass wafer) and then brought into contact.
  • a potential of 1750 volts was applied at the center of the silicon wafer for a minute using the moveable center portion of the positive plunger and then the applied potential was removed.
  • the spacers were then removed and a potential of 1750 volts was applied across the wafer surface.
  • Example 11B The experiment of Example 11 A was repeated except the silicon wafer was now treated in the following way.
  • the silicon wafer was placed in a cold solution of ammonia: hydrogen peroxide: water in the ratio of 1 :2:7, and then the solution was heated to 70°C gradually. After holding the wafer in the solution for 15 minutes at temperature, the solution was cooled and the wafer was washed in the ultrasonic bath with distilled water for 2.5 minutes. At this point the wafer showed a highly hydrophilic character with a contact angle of 10 degrees. The silicon wafer was then washed in a hydrochloric acid: hydrogen peroxide: water solution in a 1 :2:8 ratio similar to the process for the ammonia solution. The treated silicon wafer was then washed in distilled water.
  • Example 11A The silicon wafer was then bonded to a 1737 glass wafer washed as in Example 11A. The same process cycle as in Example 11 A was used. After the bonding cycle, the glass wafer had an excellent, uniform Si film attached over its entire surface.
  • This example shows that surface treatment of the silicon wafer after implantation is needed to carry out Si layer fransfer to a glass composition containing alkaline-earth ions.
  • EXAMPLE 11C In this example, the wafer was cleaned with an ammonia and hydrogen peroxide solution, but not with the acid solution used in Example 1 IB. The experiment of Example 11 A was repeated except that the silicon wafer was now treated in the following way.
  • the silicon wafer was placed in a cold solution of ammonia: hydrogen peroxide: water in the ratio of 1 :2:7, and then the solution was heated to 70°C gradually. After holding the wafer in solution for 15 minutes at temperature the solution was cooled and the wafer was washed in the ultrasonic bath with distilled water for 2.5 minutes. At this point the wafer showed a highly hydrophilic character with a contact angle of 10 degrees.
  • the treated silicon wafer was then washed in distilled water and the bonding process was carried out with a 1737 glass wafer washed as in Example 11 A, using the same process cycle as in that example. After the bonding cycle, the glass wafer had an excellent, uniform Si film attached over its entire surface.
  • EXAMPLE 11D This example shows that oxygen plasma freatment, instead of an ammonia and hydrogen peroxide freatment, may also be used to surface freat and thus control the hydrogen ion concenfration of a semiconductor wafer.
  • a silicon wafer was treated in an oxygen plasma at room temperature for ten minutes. This freatment was followed by a distilled water rinse. The wafer was then dried and subjected to the bonding process as in Example 11 A.
  • Examples 1 IB and 1 IC an excellent Si film covering the entire glass wafer was obtained.
  • EXAMPLE HE Experiments were carried out to measure the surface hydrogen ion concenfration after the surface treatments of Examples 11A through 1 ID.
  • the hydrogen concenfrations at the surfaces of the silicon wafers were measured using a ToF-SIMS analysis. Normalized intensity values were obtained by dividing the individual peak intensity by the total spectral intensity and multiplying by 10000. For the surface treatment protocol of Example 11A, a value of 414 was obtained (hereinafter referred to as the "as-implanted" hydrogen concenfration). The results of these experiments are set forth in Table 2.
  • the normalized signal intensity for the silicon wafer treated in accordance with Example 1 IB was 102, which represents a 75% reduction in hydrogen ion concenfration compared to the as- implanted wafer, while for the freatment of Example 1 IC, the signal intensity was 101 or 76%o less than the as-implanted value.
  • the signal intensity was 144 or a 65% reduction compared to the as-implanted wafer.
  • An experiment was also performed in which an aqueous solution of hydrogen peroxide without ammonia was used to freat the silicon wafer. The normalized signal intensity in this case was 307 or 26% of the as- implanted value.
  • EXAMPLE 12 This example demonstrates the high bond sfrengths achieved in accordance with the invention for silicon films transferred to glass wafers composed of CORNING INCORPORATED GLASS COMPOSITIONS NOS. 7070, 7740, 1737, and EAGLE 2000TM.
  • the composition of the 7070 and 7740 glasses are set forth above in Examples 1 and 7, respectively; the composition of the EAGLE 2000TM and 1737 glasses correspond to Example 14 and the comparative example of U.S. Patent No. 6,319,867, respectively.
  • Example 2 The process steps of Example 2 were used to prepare the SOI structures with the addition of a hydrogen reduction prefreatment of the silicon wafer for the 1737 and EAGLE 2000TM glasses which include alkaline-earth ions. Specifically, the silicon wafers for these glasses were treated in accordance with the procedures of Example 1 IB, although any of Examples 1 IB through 1 ID or other freatment approaches for reducing surface hydrogen could have been used. Bond energy values were determined using the indentation procedure discussed above and the calculation procedure of the above-referenced Marshall and Evans publication. In particular, to determine bond sfrength, the sample was mounted with the coating surface facing up so that the coating surface was assessable by the indenter probe.
  • the sample was bonded to a 1.25" diameter aluminum sample stub supplied with the Nano Indenter II using double-sided tape.
  • the adhesion characteristics of the sample were then assessed by producing an array of indentations using a range of indentation loads.
  • the array was selected to survey the coating response as a function of load and was carried out in more than a single general location to check for variability in coating response across the sample.
  • the positions of the indentations were pre-selected using microscopic observation to identify appropriate regions of the surface for testing. In particular, the positions were selected to avoid regions of the surface which showed evidence of contamination or handling damage.
  • the testing was conducted using a diamond indenter with the Berkovich geometry.
  • the loading of the indenter was computer controlled using a programmed sequence of loading and unloading conditions.
  • the peak load in step 2 was typically varied to attain peak loads of 8.5 mN, 37.6 mN, 165 mN, and 405 mN. For each region of interest on the sample, a minimum of 2 indentations were made for each load. Depending on the observed response, additional testing at intermediate loads was used to identify the critical load required to induce delamination or to determine the delamination versus load response.
  • Nomarski DIC differential interference contrast optical microscopy.
  • film delaminations around the indentation sight are typically identifiable from buckling or other surface irregularities.
  • Nomarski DIC is particularly sensitive to this type of surface disturbance due to its high sensitivity to very small height changes (as small as a few Angsfroms). If delaminations had been present, their radii would have been measured and the model of the Marshall and Evans reference cited above would have been used to determine a critical interfacial fracture energy that represents a fundamental measure of the coating adhesion to the subsfrate.
  • This glass does not contain any alkali ions, the mobile ions being alkaline-earth ions, specifically, Ca, Mg and Sr.
  • the bond sfrength measurements were carried out as before, and again it was found that only a lower bound on the bond energy could be obtained because the glass wafer failed before the bond between the silicon film and glass wafer broke. The lower bound was again 15-20 J/m 2 indicating that the inventive process produces very high quality and high sfrength bonds at low temperatures.
  • COMPOSITION NO. 1737 COMPOSITION NO. 1737 and the procedures described above.
  • a wafer of the 1737 glass (0.7mm thick) was washed and cleaned as described above.
  • a boron-doped silicon wafer 500 microns thick was hydrogen ion implanted at room ⁇ f, temperature at a dosage of 7x10 ions/cm and an implantation energy of 100 KeV.
  • the wafer was then freated to reduce the hydrogen ion concenfration on the surface using the procedures of Example 1 IB, although any of Examples 1 IB through 1 ID or other freatment approaches for reducing surface hydrogen could have been used.
  • the two wafers were then placed on a support, separated from each other by spacers.
  • the barium depletion and pile-up regions are specifically marked in Figures 10A and IOC, and the overall alkaline-earth (AE) depletion region is marked in Figure 10B.
  • the hybrid (silica) region at the interface between the silicon film and the glass subsfrate is also marked in Figures 10A and 10B. Beginning at a depth of about 0.6 microns, all of the curves have returned to their bulk glass values. As these figures show, a barrier (depletion) layer is formed between the silicon film and the glass which will allow the structure to be used in the manufacture of electronic components without concern for ion migration into the silicon film.
  • EXAMPLE 14 This example demonstrates how the formation of the depletion and pile-up regions depends on process conditions. CORNING INCORPORATED GLASS COMPOSITION NO. EAGLE 2000TM was used for these experiments.
  • the SOI structures were formed using the procedures discussed above and included a hydrogen reduction prefreatment of the silicon wafer. The following process conditions were varied: (1) glass temperature, (2) applied voltage, and (3) bonding time.
  • the silicon wafer was in all cases 50°C cooler than the glass wafer.
  • the parameters determined were the thickness of the depletion region (barrier layer) and the identity of the ions which exhibited a clear pile-up region.
  • the results are shown in Table 4.
  • both time and temperature cutoffs appear to exist for the creation of a barrier layer and a pile-up region. Specifically, from this data it can be seen that the processing time needs to be above 2 minutes and the processing temperature needs to be above 350°C to obtain a barrier layer and a pile-up region for this glass. Although voltages less than 800 volts were not studied, it is believed that a cutoff will also exist for this process variable.
  • EXAMPLE 15 This example illustrates the application of the invention to the production of thin film fransistors (TFTs) for display applications, including organic light-emitting diode (OLED) displays and liquid crystal displays (LCDs). TFTs are used in displays to control the switching of individual pixel elements. For optimum display performance, and also to enable integration of driver elecfronics, the TFT material should have fast carrier mobility with high uniformity. Current state-of-the-art processes rely on TFTs fabricated from amorphous or polycrystalline silicon (poly-Si) films.
  • poly-Si polycrystalline silicon
  • the carrier mobility in devices made from these materials is one to five orders of magnitude lower than in bulk silicon, with a variability of up to ⁇ 30%.
  • Bulk silicon represents the ideal material for fabricating TFTs, but prior to the present invention, no practical process has been developed capable of producing a substantially single crystal silicon film on display glass subsfrates.
  • the prior art process for producing TFTs consists of a series of steps beginning with deposition of barrier layers of SiN x and SiO 2 followed by amorphous silicon deposition and dehydrogenation of the film. After dehydrogenation, the silicon film is crystallized via laser or thermal crystallization to obtain a poly-Si film with electron field-effect mobility of around 100-350 cm /V-sec.
  • the TFTs are built via a series of steps consisting of photolithography, followed by deposition of a gate oxide by PECVD, metal gate deposition, and more photolithography steps followed by a hydrogenation step to obtain good performance (by passivating defects between crystalline regions).
  • a series of steps consisting of photolithography, followed by deposition of a gate oxide by PECVD, metal gate deposition, and more photolithography steps followed by a hydrogenation step to obtain good performance (by passivating defects between crystalline regions).
  • Figure 15 shows a typical TFT structure for use in an LCD constructed in accordance with the prior art process.
  • 60 represents the overall TFT
  • 61 represents the glass subsfrate
  • 62 represents metal contacts
  • 63 represents a metal gate
  • 64 represents an SiO 2 gate insulator
  • 65 represents a poly-Si layer
  • 66 and 61 represent the two barrier layers (SiO 2 and SiN x , respectively) that need to be deposited before deposition of silicon.
  • the present invention provides a practical method for obtaining substantially single crystal silicon on glass (SOG) structures. These structures are particularly well-suited for further processing to build TFTs. Since the SOG comprises a substantially single crystal silicon film, the process to build TFTs in accordance with the invention is different from the prior art process. In particular, the process represents a simplification over current processes.
  • Table 5 sets forth the various steps of the prior art process which can be eliminated through the use of the present invention.
  • the dehydrogenation and crystallization steps are not required since the semiconductor film is already in substantially single crystal form.
  • the film can have elecfron mobilities of over 600 cmV sec.
  • the rehydrogenation step required in the prior art process is also not required.
  • EXAMPLE 16 This example illustrates tiling of multiple first layers 15 on a single second layer 20 (see Figure 11).
  • An alumino-borosilicate glass wafer (specifically, a wafer composed of CORNING
  • INCORPORATED GLASS COMPOSITION NO. 7740 of 100 mm diameter was cleaned using a standard method for cleaning glass, namely, a detergent wash, a distilled- water rinse, a nitric acid freatment, and a final distilled- water rinse.
  • the silicon wafer was scored into two pieces and broken. The pieces were then cleaned in distilled water, an ammonia and hydrogen peroxide solution, dried and then assembled on the glass wafer manually to minimize the gap between the two silicon pieces.
  • the resulting assembly was then placed in the SUSS MICROTEC bonder. The bonder was evacuated and the assembly was heated to 450°C on the glass wafer end and 400°C on the silicon wafer end.
  • the glass wafer was placed on the negative electrode and the silicon on the positive electrode. After the desired temperatures were achieved, a 10 psi pressure was applied to ensure good contact between the wafers. 750 volts were then applied to the center of the wafer for one minute to start the bonding process and then the voltage was removed. At this point, 500 volts were applied to the entire wafer and the assembly held under these conditions for 15 minutes. After 15 minutes, the electric potential was removed, and the assembly was cooled to room temperature. Both silicon pieces could be easily removed from the assembly leaving a thin film of silicon on the entire glass wafer. The distance between the films from the two silicon pieces was about 10 microns.
  • FIG. 16 is a schematic flow chart showing a preferred embodiment of the invention in which SOG structures, specifically, silicon-on-glass structures, are produced using various of the features of the invention. Among other things, this figure illusfrates hydrogen ion implantation, bonding through a combination of voltage and heat, separation through cooling, and reuse of the silicon wafer to reduce raw material costs.

Abstract

Semiconductor-on-insulator (SOI) structures, including large area SOI structures, are provided which have one or more regions composed of a layer (15) of a substantially single-crystal semiconductor (e.g., doped silicon) attached to a support substrate (20) composed of an oxide glass or an oxide glass-ceramic. The oxide glass or oxide glass-ceramic is preferably transparent and preferably has a strain point of less than 1000°C, a resistivity at 250°C that is less than or equal to 1016 -cm, and contains positive ions (e.g., alkali or alkaline-earth ions) which can move within the glass or glass-ceramic in response to an electric field at elevated temperatures (e.g., 300-1000°C). The bond strength between the semiconductor layer (15) and the support substrate (20) is preferably at least 8 joules/meter2. The semiconductor layer (15) can include a hybrid region (16) in which the semiconductor material has reacted with oxygen ions originating from the glass or glass-ceramic. The support substrate (20) preferably includes a depletion region (23) which has a reduced concentration of the mobile positive ions.

Description

Attorney Docket: SP03-018
GLASS-BASED SOI STRUCTURES
CROSS REFERENCE TO RELATED APPLICATION This application claims the benefit of priority of U.S. Provisional Application No.
60/448,176 filed February 18, 2003, the contents of which in its entirety is hereby incorporated by reference. FIELD OF THE INVENTION This invention relates to semiconductor-on-insulator (SOI) structures. More particularly, the invention relates to 1) methods for making such structures and 2) novel forms of such structures. To date, the semiconductor material most commonly used in semiconductor-on- insulator structures has been silicon. Such structures have been referred to in the literature as silicon-on-insulator structures and the abbreviation "SOI" has been applied to such structures. The present invention relates to semiconductor-on-insulator structures in general, including silicon-on-insulator structures. For ease of presentation, the following discussion will at times be in terms of silicon- on-insulator structures. The references to this particular type of semiconductor-on-insulator structure are made to facilitate the explanation of the invention and are not intended to, and should not be interpreted as, limiting the invention's scope in any way. The SOI abbreviation is used herein to refer to semiconductor-on-insulator structures in general, including, but not limited to, silicon-on-insulator structures. Similarly, the SOG abbreviation is used to refer to semiconductor-on-glass structures in general, including, but not limited to, silicon-on-glass structures. The SOG nomenclature is also intended to include semiconductor-on-glass-ceramic structures, including, but not limited to, silicon-on-glass- ceramic structures. The abbreviation SOI encompasses SOGs. BACKGROUND OF THE INVENTION Silicon-on-insulator technology is becoming increasingly important for high performance thin film transistors, solar cells, and displays, such as, active matrix displays. The silicon-on-insulator wafers consist of a thin layer of substantially single crystal silicon (generally 0.1-0.3 microns in thickness but, in some cases, as thick as 5 microns) on an insulating material. Various ways of obtaining such a wafer include epitaxial growth of Si on lattice matched substrates; bonding of a single crystal silicon wafer to another silicon wafer on which an oxide layer of SiO2 has been grown, followed by polishing or etching of the top wafer down to, for example, a 0.1 to 0.3 micron layer of single crystal silicon; or ion- implantation methods in which either hydrogen or oxygen ions are implanted either to form a buried oxide layer in the silicon wafer topped by Si in the case of oxygen ion implantation or to separate (exfoliate) a thin Si layer to bond to another Si wafer with an oxide layer as in the case of hydrogen ion implantation. Of these three approaches, the approaches based on ion implantation have been found to be more practical commercially. In particular, the hydrogen ion implantation method has an advantage over the oxygen implantation process in that the implantation energies required are less than 50% of that of oxygen ion implants and the dosage required is two orders of magnitude lower. Exfoliation by the hydrogen ion implantation method was initially taught in, for example, Bister et al., "Ranges of the 0.3-2 MeV H+ and 0.7-2 MeV H2 + Ions in Si and Ge," Radiation Effects. 1982, 59:199-202, and has been further demonstrated by Michel Bruel. See Bruel, U.S. Patent No. 5,374,564; M. Bruel, Electronic Lett. 31, 1995 pp 1201-1202; and L. Dicioccio, Y. Letiec, F. Letertre, C. Jaussad and M. Bruel, Electronic Lett. 32, 1996, pp 1144-1145. The method typically consists of the following steps. A thermal oxide layer is grown on a single crystal silicon wafer. Hydrogen ions are then implanted into this wafer to generate subsurface flaws. The implantation energy determines the depth at which the flaws are generated and the dosage determines flaw density. This wafer is then placed into contact with another silicon wafer (the support substrate) at room temperature to form a tentative bond. The wafers are then heat-treated to about 600°C to cause growth of the subsurface flaws for use in separating a thin layer of silicon from the Si wafer. The resulting assembly is then heated to a temperature above 1,000°C to fully bond the Si film with SiO2 underlayer to the support substrate, i.e., the unimplanted Si wafer. This process thus forms a silicon-on- insulator structure with a thin film of silicon bonded to another silicon wafer with an oxide insulator layer in between. Cost is an important consideration for commercial applications of SOI structures. To date, a major part of the cost of such structures has been the cost of the silicon wafer which supports the oxide layer, topped by the Si thin film, i.e., a major part of the cost has been the support substrate. Although the use of quartz as a support substrate has been mentioned in various patents (see U.S. Patents Nos. 6,140,209 6,211,041, 6,309,950, 6,323,108, 6,335,231, and 6,391 ,740), quartz is itself a relatively expensive material. In discussing support substrates, some of the above references have mentioned quartz glass, glass, and glass-ceramics. Other support substrate materials listed in these references include diamond, sapphire, silicon carbide, silicon nitride, ceramics, metals, and plastics. As the present inventors discovered, it is not at all a simple matter to replace a silicon wafer with a wafer made out of a less expensive material in an SOI structure. In particular, it is difficult to replace a silicon wafer with a glass or glass-ceramic of the type which can be manufactured in large quantities at low cost, i.e., it is difficult to make cost effective SOG structures. This is so because prior to the present invention, the art has not had practical techniques for using glass or glass-ceramics as support substrates in semiconductor-on- insulator structures. The present invention provides such techniques and thus satisfies the longstanding need in the art for lower cost substrates for SOI structures. In addition, the invention provides novel forms for such structures. Among the numerous applications for the invention are those in such fields as optoelectronics, RF electronics, and mixed signal (analog/digital) electronics, as well as display applications, e.g., LCDs and OLEDs, where significantly enhanced performance can be achieved compared to amorphous and polysilicon based devices. In addition, photovoltaics and solar cells with high efficiency are also enabled. Both the invention's novel processing techniques and its novel SOI structures significantly lower the cost of an SOI structure and thus satisfy the continuing demand in the semiconductor field for lower cost devices. SUMMARY OF THE INVENTION In accordance with a first aspect, the invention provides a method for producing a semiconductor-on-insulator structure, specifically, an SOG structure, comprising: (A) providing first and second substrates (10,20) wherein: (1) the first substrate (10) comprises a first external surface (11) for bonding to the second substrate (the first bonding surface), a second external surface (12) for applying force to the first substrate (the first force-applying surface), and an internal zone (13) for separating the first substrate into a first part (14) and a second part (15) (the internal zone (13) is hereinafter referred to as the "separation zone," which, for example, can be a hydrogen ion implantation zone), wherein: (a) the first bonding surface (11), the first force-applying surface (12), and the separation zone (13) are substantially parallel to one another; (b) the second part (15) is between the separation zone (13) and the first bonding surface (11); and (c) the first substrate (10) comprises a substantially single-crystal semiconductor material; and (2) the second substrate (20) comprises two external surfaces (21,22), one for bonding to the first substrate (the second bonding surface) and another for applying force to the second substrate (the second force- applying surface), wherein: (a) the second bonding surface (21) and the second force-applying surface (22) are substantially parallel to one another and are separated from one another by a distance D2; and (b) the second substrate (20) comprises an oxide glass or an oxide glass-ceramic; (B) bringing the first and second bonding surfaces (11 ,21) into contact (once brought into contact, the first and second bonding surfaces form what is referred to herein as the "interface" between the first and second substrates); (C) for a period of time sufficient for the first and second substrates to bond to one another at the first and second bonding surfaces (i.e., at the interface), simultaneously: (1) applying force to the first and second force-applying surfaces (12,22) to press the first and second bonding surfaces (11 ,21) together; (2) subjecting the first and second substrates (10,20) to an electric field which is characterized by first and second voltages Vi and V2 at the first and second force-applying surfaces (12,22), respectively, said voltages being uniform at those surfaces with Vi being higher than V2 so that the electric field is directed from the first substrate (10) to the second substrate (20); and (3) heating the first and second substrates (10,20), said heating being characterized by first and second temperatures Ti and T2 at the first and second force-applying surfaces (12,22), respectively, said temperatures being uniform at those surfaces and being selected so that upon cooling to a common temperature, the first and second substrates (10,20) undergo differential contraction to thereby weaken the first substrate (10) at the separation zone (13); and (D) cooling the bonded first and second substrates (10,20) (e.g., to a common temperature such as room temperature) and separating the first and second parts (14,15) at the separation zone (13); wherein the oxide glass or oxide glass-ceramic has one or both of the following sets of characteristics: (i) the oxide glass or oxide glass-ceramic has a strain point of less than 1,000°C and comprises positive ions (e.g., alkali or alkaline-earth ions) which during step (C), move within the second substrate (20) in a direction away from the second bonding surface (21) and towards the second force-applying surface (22); and/or (ii) the oxide glass or oxide glass-ceramic comprises (a) non-bridging oxygens and (b) positive ions (e.g., alkali or alkaline-earth ions) which during step (C), move within the second substrate (20) in a direction away from the second bonding surface (21) and towards the second force-applying surface (22). As known in the art, non-bridging oxygens in an oxide glass or in the glass phase of an oxide glass-ceramic are those oxygens contributed to the glass by non-network forming components of the glass. For example, in the case of commercially available LCD display glass such as CORNING INCORPORATED GLASS COMPOSITION NO. 1737 and CORNING INCORPORATED GLASS COMPOSITION NO. EAGLE 2000™, the non- bridging oxygens include those oxygens which are part of the glass through the incorporation of alkaline-earth oxides (e.g., MgO, CaO, SrO, and/or BaO) in the glass composition. Although not wishing to be bound by any particular theory of operation, it is believed that an electrolysis-type reaction takes place during step (C). In particular, it is believed that the semiconductor substrate (first substrate) serves as the positive electrode for the electrolysis-type reaction a d that reactive oxygen is produced in the region of the interface between the first and second substrates. This oxygen is believed to react with the semiconductor material (e.g., silicon) forming, in situ, a hybrid region (16) of oxidized semiconductor (e.g., a silicon oxide region for a silicon-based semiconductor). This hybrid region begins at the interface and extends into the first substrate. The presence of non- bridging oxygens in the oxide glass or oxide glass-ceramic of the second substrate is believed to play a role in the generation of the oxygens that react with the semiconductor material of the first substrate. It is believed that such generation of reactive oxygen and its combination with the semiconductor material is a source of the strong bond which the invention achieves between the semiconductor material of the first substrate and the oxide glass or oxide glass-ceramic of the second substrate, i.e., at least a part (and potentially all) of the bond between the first and second substrates is through the reaction of the semiconductor material with reactive oxygen originating from the second substrate. Significantly, unlike prior techniques, this strong bond is achieved without the need for a high temperature treatment, i.e., a treatment at a temperature above 1,000°C. This ability to avoid high temperature processing allows the second substrate to be a material which can be manufactured in large quantities at low cost. That is, by eliminating high temperature processing, the invention eliminates the need for a support substrate composed of an expensive high temperature material, such as, silicon, quartz, diamond, sapphire, etc. In particular, the ability to achieve a strong bond without the need for a high temperature treatment allows the second substrate to be composed of an oxide glass or an oxide glass-ceramic in one embodiment the glass or glass-ceramic exhibits a strain point less than 1,000°C. More particularly, for display applications, the oxide glass or oxide glass- ceramic typically has a strain point less than 800°C, and in further embodiments less than 700°C. For electronics and other applications, the strain point is preferably less than 1,000°C. As well known in the glass making art, glasses and glass-ceramics having lower strain points are easier to manufacture than glasses and glass-ceramics having higher strain points. To facilitate bonding, the oxide glass or oxide glass-ceramic should be able to conduct electricity at least to some extent. The conductivity of oxide glasses and oxide glass- ceramics depends on their temperature and thus in achieving a strong bond between the semiconductor material and the oxide glass or oxide glass-ceramic, there is a balance among: 1) the conductivity of the glass or glass-ceramic, 2) the temperatures (Ti and T2) used in step (C), 3) the strength of the electric field applied to the first and second substrates during step (C), and 4) the amount of time during which step (C) is performed. As a general guideline, the oxide glass or oxide glass-ceramic preferably has a resistivity p at 250°C that is less than or equal to 1016 Ω-cm (i.e., a conductivity at 250°C that is greater than or equal to 10~16 Siemens/cm). More preferably, p at 250°C is less than or equal to 1013 Ω-cm, and most preferably, it is less than or equal to 1011'5 Ω-cm. It should be noted that although quartz has the requisite resistivity at 250°C of 1011'8 Ω-cm, it lacks positive ions that can move during step (C), and it thus follows that quartz is unsuitable for use as the second substrate in producing SOI structures in accordance with the above procedures. For any particular set of first and second substrates, persons skilled in the art will readily be able to determine suitable combinations of time, temperature, and field strength for step (C) from the present disclosure. In particular, such persons will be able to select combinations of these parameters which create a bond between the semiconductor and the oxide glass or oxide glass-ceramic which is strong enough for the SOI structure to withstand the various forces and environmental conditions to which it will be exposed during further processing and/or use. In addition to the above role in bonding, the electric field applied in step (C) also moves positive ions (cations) within the second substrate in a direction from the second substrate's bonding surface (the second bonding surface) towards its force-applying surface (the second force-applying surface). Such movement preferably forms a depletion region (23) which begins at the interface between the first and second substrates and extends into the second substrate, i.e., the depletion region begins at the second bonding surface and extends into the second substrate towards the second force-applying surface. The formation of such a depletion region is especially desirable when the oxide glass or oxide glass-ceramic contains alkali ions, e.g., Li+1, Na+1, and/or K+1 ions, since such ions are known to interfere with the operation of semiconductor devices. Alkaline-earth ions, e.g., Mg , Ca , Sr , and/or Ba , can also interfere with the operation of semiconductor devices and thus the depletion region also preferably has reduced concentrations of these ions. Significantly, it has been found that the depletion region once formed is stable over time even if the SOI structure is heated to an elevated temperature comparable to, or even to some extent higher than, that used in step (C). Having been formed at an elevated temperature, the depletion region is especially stable at the normal operating and formation temperatures of SOI structures. These considerations ensure that alkali and alkaline-earth ions will not diffuse back from the oxide glass or oxide glass-ceramic into the semiconductor of the SOI structure during use or further device processing, which is an important benefit derived from using an electric field as part of the bonding process of step (C). As with selecting the operating parameters to achieve a strong bond, the operating parameters needed to achieve a depletion region of a desired width and a desired reduced positive ion concentration for all of the positive ions of concern can be readily determined by persons skilled in the art from the present disclosure. When present, the depletion region is a characteristic feature of an SOI structure produced in accordance with the method aspects of the present invention. In addition to the depletion region, the application of the electric field can also create "pile-up" regions for one or more of the mobile positive ions contained in the oxide glass or oxide glass-ceramic. When present, such regions are located at or near the side (edge) of the depletion region farthest from the interface between the first and second substrates. Within the pile-up region, the positive ion has a concentration above its bulk concentration. For example, when measured in atomic percent, the peak concentration of the positive ion in the pile-up region can be, for example, up to 5 times greater than the bulk concentration. Like the depletion region, such a pile-up region, when present, is a characteristic feature of an SOI structure produced in accordance with the method aspects of the present invention. The temperatures of the first and second subsfrates during step (C), i.e., the values of Ti and T2, are chosen to perform the important function of weakening (e.g., fracturing) the semiconductor substrate (first substrate) at the separation zone so that the first substrate can be divided into first and second parts, the second part being bonded to the second substrate. In this way, an SOI structure having a semiconductor portion of a desired thickness is achieved, e.g., a thickness Ds between, for example, 10 nanometers and 500 nanometers and, in some cases, up to 5 microns. Although not wishing to be bound by any particular theory of operation, it is believed that the weakening of the semiconductor substrate at the separation zone primarily occurs as the bonded first and second subsfrates are cooled after step (C), e.g., to room temperature. By the proper selection of Ti and T2 (see below), this cooling causes Th first and second subsfrates to differentially confract. This differential confraction applies stress to the first substrate which manifests itself as a weakening/fracturing of the first substrate at the separation zone. As discussed below, preferably, the differential contraction is such that the second substrate seeks to contract more than the first substrate. As used herein, the phrase "differential confraction upon cooling to a common temperature" and similar phrases mean that if the first and second subsfrates were not bonded, they would contract to different extents by such cooling. However, since the first and second subsfrates become bonded during step (C) and are rigid materials, the amount of contraction of the individual substrates which actually occurs will be different from that which would occur if there were no bonding. This difference leads to one of the subsfrates experiencing tension and the other compression as a result of the cooling. The phrase "seeks to confract" and similar phrases are used herein to reflect the fact that the contraction of the subsfrates when bonded will in general be different from their non-bonded contraction, e.g., the substrate being discussed may seek to contract to a certain extent as a result of the cooling but may not and, in general, will not actually confract to that extent as a result of being bonded to the other substrate. The values of Ti and T2 used during step (C) will depend on the relative coefficients of thermal expansion of the first and second substrates, the goal in choosing these values being to ensure that one of the subsfrates, preferably, the second subsfrate, seeks to confract to a greater extent than the other subsfrate, preferably, the first subsfrate, so as to apply stress to, and thus weaken, the separation zone during cooling. In general terms, in order for the second subsfrate to seek to confract to a greater extent than the first substrate during cooling, Ti, T2, and the CTE's of the first and second subsfrates (CTEi and CTE2, respectively) should satisfy the relationship: CTE2»T2 > CTEι»Tι, where CTEi is the 0°C coefficient of thermal expansion of the substantially single-crystal semiconductor material and CTE2 is the 0-300°C coefficient of thermal expansion of the oxide glass or oxide glass-ceramic. This relationship assumes that the first and second subsfrates are cooled to a common reference temperature of 0°C. In applying this relationship, it should be kept in mind that the oxide glass or oxide glass-ceramic preferably has a 0-300°C coefficient of thermal expansion CTE which satisfies the relationship: 5xlO~7/°C < CTE < 75xlO"7/°C.
For comparison, the 0°C coefficient of thermal expansion of substantially single-crystal silicon is approximately 24xlO_7/°C, while the 0-300°C average CTE is approximately 32.3xl0~7/°C. Although a CTE for the second subsfrate which is less than or equal to 75xlO_7/°C is generally preferred, in some cases, the CTE of the second subsfrate can be —7 above 75x10 /°C, e.g., in the case of soda lime glasses for use in such applications as solar cells. As can be seen from the CTE2«T2 > CTEi #Tι relationship, when the CTE of the oxide glass or oxide glass-ceramic (CTE2) is less than that of the semiconductor material (CTE , a larger T2 - Ti difference will be needed in order for the second subsfrate to seek to confract more than the first subsfrate during cooling. Conversely, if the CTE of the oxide glass or oxide glass-ceramic is greater than that of the semiconductor material, a smaller T2 - Ti difference can be used. Indeed, if the CTE of the oxide glass or oxide glass-ceramic is sufficiently above than that of the semiconductor material, the T2 - Ti difference can become zero or even negative. However, in general, the CTE of the oxide glass or oxide glass- ceramic is chosen to be relatively close to that of the semiconductor material so that a positive T2 - Ti difference is needed to ensure that the second subsfrate will seek to confract more than the first substrate during cooling. Having T2 > Ti is also desirable since it can aid in bonding of the oxide glass or oxide glass-ceramic to the semiconductor material since it tends to make the oxide glass or oxide glass-ceramic more reactive. Also, having T2 > Ti is desirable since it can facilitate movement of positive ions away from the interface between the first and second substrates. The differential contraction between the first and second subsfrates during cooling and the resulting weakening/fracturing of the first subsfrate at the separation zone can be achieved by approaches other than having the second subsfrate seek to confract more than the first subsfrate during the cooling. In particular, it can be the first substrate that seeks to contract more than the second subsfrate. Again, this differential confraction is achieved through the selection of the CTE's and temperatures of the first and second subsfrates. In general terms, for this case, CTEi«Ti needs to be greater than CTE2*T2. When the first subsfrate seeks to confract more than the second subsfrate, the first subsfrate and, in particular, the second part of the first subsfrate, will end up under tension, rather than under compression, at the end of the cooling. In general, it is preferred for the semiconductor film (second part of the first subsfrate) to be under compression in the finished SOI structure, which makes the approach in which the differential contraction causes the second subsfrate to seek to confract more than the first subsfrate during cooling preferred. For some applications, however, having the semiconductor film under some tension may be preferred. Thus, to summarize, although other sets of conditions can be used in the practice of the invention, in the preferred embodiments of the invention, T2 is greater than Ti during step (C) and the second subsfrate seeks to confract more than the first subsfrate during cooling from the elevated temperatures used during step (C). Again, for any particular application of the invention (e.g., any particular semiconductor material and any particular oxide glass or oxide glass-ceramic), persons skilled in the art will readily be able to select values for T1 and T2 based on the present disclosure which will provide a level of differential confraction sufficient to weaken the separation zone so that the first and second parts of the first subsfrate can be separated from one another to produce the desired SOI structure. As discussed in further detail below in connection with Figure ID, separation of the first and second parts at the separation zone results in each part having an "exfoliation" surface where the separation occurred. As known in the art, upon initial formation, i.e., before any subsequent surface treatments, such an exfoliation surface is characterized by a surface roughness which is generally at least on the order of 0.-5 nanometers RMS, e.g., in the range of 1-100 nanometers, and depending on the process conditions used, will typically have a concentration of the implanted ion used to form the separation zone, e.g., hydrogen, above that present in the body of the first or second parts. The exfoliation surface as initially formed will also be characterized by a distorted crystal structure as seen by TEM. In typical applications, the exfoliation surface is polished prior to use so that its RMS surface roughness is reduced to 1 nanometer or less, e.g., to a RMS surface roughness on the order of 0.1 nanometers for electronic applications. As used herein, the phrase "exfoliation surface" includes the surface as initially formed and the surface after any subsequent treatments. The pressure applied to the first and second subsfrates during step (C) ensures that those subsfrates are in intimate contact while undergoing the heat and electric field treatments of that step. In this way, strong bonding between the subsfrates can be achieved. Generally, the semiconductor subsfrate (the first subsfrate) will be able to withstand higher levels of applied pressure than the glass or glass-ceramic subsfrate (the second subsfrate). Thus, the pressure is chosen to provide intimate contact between the subsfrates without damaging the second substrate. A wide range of pressures can be used. For example, the force per unit area P applied to the first and second force-applying surfaces of the first and second substrates, respectively, preferably satisfies the relationship: l psi ≤ P ≤ lOO psi; and most preferably, the relationship: 1 psi < P < 50 psi. Again, the specific pressure value to be used for any particular application of the invention can be readily determined by persons skilled in the art from the present disclosure. The first aspect of the invention can be practiced using a single first subsfrate and a single second subsfrate. Alternatively, the methods of the invention can be used to form more than one SOI structure on a single second substrate. For example, steps (A) through (D) can be used to form a first SOI structure which does not cover the entire area of the second subsfrate. Thereafter, steps (A) through (D) can be repeated to form a second SOI structure which covers all or part of the area not covered by the first SOI structure. The second SOI structure may be the same or different from the first SOI structure, e.g., the second SOI structure can be made using a first substrate composed of a substantially single-crystal semiconductor material that is the same or different from the semiconductor material of the first subsfrate used in producing the first SOI structure. More preferably, multiple SOI structures are formed simultaneously on a single second subsfrate by providing multiple (i.e., two or more) first substrates in step (A), bringing all of those first substrates into contact with a single second subsfrate in step (B), and then performing steps (C) and (D) on the resulting multiple first substrate/single second subsfrate assembly. The multiple first subsfrates provided in step (A) can all be the same, all different, or some the same and some different. Whichever approach is used, the resulting multiple SOI structures on a single oxide glass or oxide glass-ceramic substrate can be contiguous or separated as appropriate for the particular application of the invention. If desired, gaps between some or all of the adjacent structures can be filled with, for example, semiconductor material to obtain one or more continuous semiconductor layers on an oxide glass or oxide glass-ceramic substrate of any desired size. In addition to the foregoing method aspects, the invention also provides novel SOI structures. Thus, in accordance with a second aspect, the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material; (b) the second layer (20) comprises an oxide glass or an oxide glass-ceramic; and (c) the bond strength between the first and second layers is at least 8 joules/meter2, preferably at least 10 joules/meter2, and most preferably at least 15 joules/meter2. As used throughout this specification and in the claims, the bond strength between a semiconductor layer and a glass or glass-ceramic layer of an SOI structure is determined using an indentation procedure. Such procedures are widely used to assess the adhesion characteristics of thin films and coatings to a wide variety of materials, including polymeric, metallic, and brittle materials. The technique provides a quantitative measure of adhesion in the form of the interfacial strain energy release rate. In the examples presented below, indentation measurements of silicon coatings on glass were performed using a Nano Indenter II (MTS Systems Corporation, Eden Prairie, MN) equipped with a Berkovich diamond indenter. Other equipment can, of course, be used to determine bond strength values. As discussed in detail in Example 12 below, indentations were made covering a range of loads and the region immediately surrounding the indentations was examined for evidence of delamination. Calculations of bond energies were made in accordance with the following reference, the relevant portions of which are incorporated herein by reference: D. B. Marshall and A.G. Evans, Measurement of Adherence of Residually Stressed Thin Films by Indentation. I. Mechanics of Interface Delamination, J. Appl. Phys., 56 [10] 2632 - 2638 (1984). The procedures of this reference are to be used in calculating the bond energies called for by the claims set forth below. When the SOI structure is produced using, for example, the first aspect of the invention, the first layer will have a surface (second face 13b) farthest from the second layer which is an exfoliation surface. In this case, the oxide glass or oxide glass ceramic of the second layer will also preferably have: (a) a 0-300°C coefficient of thermal expansion CTE and a 250°C resistivity p which satisfy the relationships: 5xlO"7/°C < CTE < 75xlO"7/°C, and p < 1016 Ω-cm, and (b) a strain point Ts of less than 1 ,000°C.
The oxide glass or oxide glass ceramic will also comprise positive ions whose distribution within the oxide glass or oxide glass-ceramic can be altered by an electric field when the temperature T of the oxide glass or oxide glass-ceramic satisfies the relationship: Ts - 350 < T < Ts + 350, where Ts and T are in degrees centigrade. As will be appreciated, the sfrength of the bond between the glass or glass-ceramic layer and the semiconductor layer, e.g., silicon layer, attached thereto is a key property of an SOI structure. High bond strength and durability are very important to ensure that the SOI structure can withstand the processing associated with the manufacture of thin film fransistors and other devices on or within the structure. For example, a high bond sfrength is important in providing device integrity during cutting, polishing, and similar processing steps. A high bond sfrength also allows semiconductor films of various thicknesses to be processed while attached to glass or glass-ceramic subsfrates, including thin semiconductor films. It is known that the bond energy for the Si-SiO2 bond for the standard thermal process for producing SOI structures depends on the annealing temperature and is in the range of 1-4 joules/meter2 after a 1100°C anneal. See Semiconductor Wafer Bonding, Q. Y. Tong, U. Gosele, John Wiley & Sons Inc., New York, New York, page 108, (1994). As demonstrated by the examples set forth below, in accordance with the second aspect of the invention, bond strengths for SOI structures much higher than those previously achieved are provided, i.e., bond strengths of at least 8 joules/meter . In accordance with a third aspect, the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15): (i) comprises a substantially single-crystal semiconductor material; (ii) has first and second substantially parallel faces (11,13b) separated by a distance Ds, the first face (11) being closer to the second layer (20) than the second face (13b); (iii) has a reference surface (17) which 1) is within the first layer (15), 2) is substantially parallel to the first face (11), and 3) is separated from that face by a distance Ds/2; and (iv) has a region (16) of enhanced oxygen concentration which begins at the first face (11) and extends towards the second face (13b), said region having a thickness δu which satisfies the relationship: δπ ≤ 200 nanometers, where 5H is the distance between the first face (11) and a surface (16a) which 1) is within the first layer (15), 2) is substantially parallel to the first face (11), and 3) is the surface farthest from the first face (11) for which the following relationship is satisfied: C0(x) - Co ef ≥ 50 percent, 0 < x < δπ, where: Co(x) is the concentration of oxygen as a function of distance x from the first face
(11), CoRef is the concentration of oxygen at the reference surface (17), and Co(x) and Co/Ref are in atomic percent; and (b) the second layer (20) comprises an oxide glass or an oxide glass-ceramic. It should be noted that the region of enhanced oxygen concentration of this aspect of the invention is to be distinguished from an oxide layer formed on the outside of the semiconductor substrate prior to bonding (see, for example, U.S. Patent No. 5,909,627) in that the region of the present invention is within the semiconductor material. In particular, when the SOI structure is produced using, for example, the first aspect of the invention, the region of enhanced oxygen concentration is formed in situ as the composite of the semiconductor layer and the oxide glass or oxide glass-layer is formed. In accordance with a fourth aspect, the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material, said layer having a surface (second face 13b) farthest from the second layer which is an exfoliation surface; and (b) the second layer (20): (i) has first and second substantially parallel faces (21,22) separated by a distance D2, the first face (21) being closer to the first layer (15) than the second face (22); (ii) has a reference surface (24) which 1) is within the second layer (20), 2) is substantially parallel to the first face (21), and 3) is separated from that face by a distance D2/2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concentration Ci/Ref at the reference surface; and (iv) has a region (23) which begins at the first face (21) and extends towards the reference surface (24) in which the concentration of at least one type of positive ion is depleted relative to the reference concentration Ci/ ef for that ion (the positive ion depletion region). In accordance with a fifth aspect, the invention provides a semiconductor-on-insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material, said layer having a thickness of less than 10 microns (preferably, less than 5 microns, more preferably, less than 1 micron); and (b) the second layer (20): (i) has first and second substantially parallel faces (21 ,22) separated by a distance D2, the first face (21) being closer to the first layer (15) than the second face (22); (ii) has a reference surface (24) which 1) is within the second layer (20), 2) is substantially parallel to the first face (21), and 3) is separated from that face by a distance D2/2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concenfration Ci/Ref at the reference surface; and (iv) has a region (23) which begins at the first face (21) and extends towards the reference surface (24) in which the concenfration of at least one type of positive ion is depleted relative to the reference concenfration C/Ref for that ion (the positive ion depletion region). > In connection with this aspect of the invention, it should be noted that the 10 micron limitation of subparagraph (a) is substantially less than the thickness of a semiconductor wafer. For example, commercially available silicon wafers have thicknesses greater than 100 microns. In accordance with a sixth aspect, the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material; and (b) the second layer (20) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, wherein the sum of the concenfrations of lithium, sodium, and potassium ions in the oxide glass or oxide glass-ceramic on an oxide basis is less than 1.0 weight percent and, preferably, less than 0.1 weight percent (i.e., wt.% Li2O + wt.% K2O + wt.% Na2O < 1.0 wt.%, preferably, < 0.1 wt.%), wherein the first layer (15) has a maximum dimension (e.g., diameter in the case of a circular layer, diagonal in the case of a rectangular layer, etc.) greater than 10 centimeters. In accordance with a seventh aspect, the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a substantially single-crystal semiconductor material; and (b) the second layer (20): (i) has first and second substantially parallel faces (21,22) separated by a distance D2, the first face (21) being closer to the first layer (15) than the second face (22); (ii) has a reference surface (24) which 1) is within the second layer (20), 2) is substantially parallel to the first face (21), and 3) is separated from that face by a distance D2/2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concenfration Cj/ ef at the reference surface; (iv) has a region (23) which begins at the first face (21) and extends towards the reference surface (24) in which the concentration of at least one type of positive ion is depleted relative to the reference concentration Cj/Ref for that ion (the positive ion depletion region), said region having a distal edge (23a) (i.e., the edge closest to the reference surface); and (v) has a region (25) in the vicinity of said distal edge of the positive ion depletion region (23) in which the concenfration of at least one type of positive ion is enhanced relative to Cj Ref for that ion (the pile-up region). In accordance with an eighth aspect, the invention provides a semiconductor-on- insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers with a bond sfrength of at least 8 joules/meter2, preferably at least 10 joules/meter2, and most preferably at least 15 joules/meter2, said first layer (15) comprising a substantially single-crystal semiconductor material and said second layer (20) comprising an oxide glass or an oxide glass-ceramic wherein at least a portion of the first layer (15) proximal to the second layer (20) comprises recesses (18) which divide said portion into substantially isolated regions (19) which can expand and confract relatively independently of one another. In certain preferred embodiments of this aspect of the invention, the recesses (18) extend through the entire thickness (Ds) of the first layer (15). In accordance with a ninth aspect, the invention provides a silicon-on-insulator structure comprising first and second layers (15,20) which are directly attached to one another, said first layer (15) comprising a substantially single-crystal silicon material and said second layer (20) comprising a glass or a glass-ceramic which comprises silica and one or more other oxides as network formers (e.g., B2O3, Al2O3, and/or P2O5), said first layer (15) comprising a region (16) which contacts the second layer (20) and comprises silicon oxide (i.e., SiOx where 1 < x < 2) but does not comprise the one or more other oxides, said region having a thickness which is less than or equal to 200 nanometers. In accordance with a tenth aspect, the invention provides a semiconductor-on- insulator structure comprising a substantially single-crystal semiconductor material (material S) and an oxide glass or an oxide glass-ceramic which comprises positive ions (material G), wherein at least a part of the structure comprises in order: material S; material S with an enhanced oxygen content; material G with a reduced positive ion concenfration for at least one type of positive ion; material G with an enhanced positive ion concentration for at least one type of positive ion; and material G. In connection with each of the foregoing aspects of the invention, it should be noted that the "insulator" component of a semiconductor-on-insulator structure is automatically provided by the invention through the use of an oxide glass or an oxide glass-ceramic as the second subsfrate. The insulating function of the glass or glass-ceramic is even further enhanced when the interface (30) between the first and second subsfrates (10,20) includes a positive ion depletion region (23). As a specific example, in the tenth aspect, all of the G materials are insulators. In addition, the S material with enhanced oxygen concentration may, at least to some extent, function as an insulator depending on the oxygen concenfration achieved. In such cases, everything after the S material constitutes the insulator of the SOI structure. This automatic provision of the insulator function in accordance with the invention is to be contrasted with conventional SOI structures in which a semiconductor film is attached to a semiconductor wafer. To achieve an insulating function, an insulator layer, e.g., a SiO2 layer, needs to be sandwiched (buried) between the semiconductor film and the semiconductor wafer. As discussed above in connection with the first aspect of the invention, the methods of the present invention can be practiced to produce multiple SOI structures on a single oxide glass or oxide glass-ceramic subsfrate, where the SOI structures may all be the same, all different, or some the same and some different. Similarly, the product aspects of the invention can have multiple first layers (15) on a single second layer (20), where again, the first layers may all be the same, all different, or some the same and some different. Whether a single first layer or a plurality of first layers are used, the resulting SOI structure can either have all or substantially all (i.e., > 95%) of the first face (21) of the second layer (20) attached (either directly or through one or more intermediate layers) to one or more kinds of substantially single-crystal semiconductor materials, or can have substantial areas of the first face that are associated with materials that are not substantially single-crystal semiconductor materials (hereinafter, the "non-single crystal semiconductor areas"). In the non-single crystal semiconductor areas, the first face can be attached, either directly or thrpugh one or more intermediate layers, to, for example, amorphous and/or ■ polycrystalline semiconductor materials, e.g., amorphous and/or polycrystalline silicon. The use of such less expensive materials can be particularly beneficial in display applications where substantially single-crystal semiconductor materials are typically only needed for certain parts of the display electronics, e.g., for peripheral drivers, image processors, timing controllers, and the like, that require higher performance semiconductor materials. As well- known in the art, polycrystalline semiconductor materials and, in particular, polycrystalline silicon can be obtained by thermal crystallization (e.g., laser-based thermal crystallization) of amorphous materials after those materials have been applied to a subsfrate, such as, an LCD glass subsfrate. The entire first face of the second layer, of course, does not have to be associated with substantially single-crystal or non-single crystal semiconductor materials. Rather, specified areas can have the semiconductor materials with the spaces between such areas being either bare second layer or second layer attached to one or more non-semiconductor materials. The sizes of such spaces can be large or small as appropriate to the particular application of the invention. For example, in the case of display applications, e.g., liquid crystal displays, the great majority of the glass layer (e.g., greater than approximately 75-80%) will typically not be associated with either substantially single-crystal or non-single crystal semiconductor materials. Through the use of multiple first layers attached to a single second layer, SOI structures having extensive areas composed of substantially single-crystal semiconductor materials can be obtained. Thus, in accordance with an eleventh aspect, the invention provides a semiconductor-on-insulator structure comprising first and second layers (15,20) which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (15) comprises a plurality of regions each of which comprises a substantially single-crystal semiconductor material; (b) the second layer (20) comprises an oxide glass or an oxide glass-ceramic; and (c) the regions have surface areas Aj which satisfy the relationship:
∑A, > AT, N > 1, i=l where AT = 750 centimeters if any of the regions has a circular perimeter and Ax = 500 centimeters if none of the regions has a circular perimeter. As above, the substantially single-crystal semiconductor materials of the various regions can all be the same, all different, or some the same and some different. Similarly, if one or more intermediate layers are used, they can all be the same, all different, or some the same and some different for the various regions. In particular, one or more regions can have the substantially single-crystal semiconductor material attached to the second layer through one or more intermediate layers, while one or more other regions can have the semiconductor material attached directly to the second layer. In connection with the foregoing second through eleventh aspects of the invention, the one or more intermediate layers between the first and second subsfrates, if present, preferably have a combined thickness of less than 100 nm, more preferably less than 50 nm, and most preferably, less than 30 nm. In addition to the above-listed individual aspects, the invention also comprises any and all combinations of these aspects. For example, all embodiments of the invention preferably have an SOI structure which is characterized by a bond sfrength of at least 8 joules/meter2, preferably at least 10 joules/meter2, and most preferably at least 15 joules/meter2. Similarly, the SOI structure preferably includes at least one exfoliation surface, at least one positive ion depletion region, at least one pile-up region, and/or a semiconductor layer whose thickness is less than 10 microns. The reference numbers used in the summaries of the various aspects of the invention are only for the convenience of the reader and are not intended to and should not be interpreted as limiting the scope of the invention. More generally, it is to be understood that both the foregoing general description and the following detailed description are merely exemplary of the invention, and are intended to provide an overview or framework for understanding the nature and character of the invention. Additional features and advantages of the invention are set forth in the detailed description which follows, and in part will be readily apparent to those skilled in the art from that description or recognized by practicing the invention as described herein. The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The schematic drawings are not intended to indicate scale or relative proportions of the elements shown therein. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 A is a schematic drawing illustrating step (A) of the invention's method for producing SOI structures. - Figure IB is a schematic drawing illustrating step (B) of the invention's method for producing SOI structures. Figure 1C is a schematic drawing illustrating step (C) of the invention's method for producing SOI structures. As shown in this figure, T2 is preferably greater than T Figure ID is a schematic drawing illustrating step (D) of the invention's method for producing SOI structures. Figure 2 A shows a completed SOI structure after step (D). Figure 2B is a schematic drawing illustrating at an expanded scale the interface region 30 between the first and second substrates produced by step (C). As indicated in this figure, reference surfaces 17 and 24 are at %DS and V2 2 of Figure 2 A, respectively. Figure 3 is a schematic drawing illustrating the use of recesses in the bonding surface of the first subsfrate to create regions which can expand and confract in relative isolation from one another. Figure 4 is a plan view of the bonding surface of the first subsfrate illustrating the recesses and isolated regions of Figure 3. Figures 5A and 5B are ToF-SIMS depth profiles of an SOI structure produced in accordance with the invention for a second substrate which includes both Li+ and K+ as mobile positive ions. Figures 6A and 6B are ToF-SIMS depth profiles of an SOI structure of the type used in Figure 5 after reheating. Figures 7A and 7B are ToF-SIMS depth profiles of an SOI structure produced in accordance with the invention for a second subsfrate which includes essentially only Na+ as a mobile positive ion. Figures 8 A and 8B are ToF-SLMS depth profiles of an SOI structure of the type used in Figure 7 after reheating. Each of Figures 5 A, 6 A, 7A, and 8 A shows SIMS signal intensity data, and each of Figures 5B, 6B, 7B, and 8B shows that data converted into atomic percent values. Figure 9 is a convergent beam electron diffraction pattern illustrating the single crystal nature of the semiconductor layer of an SOI structure produced in accordance with the invention. The semiconductor film in this case is phosphorus-doped silicon (Si). Figures 10A, 10B, and IOC are ToF-SIMS depth profiles of an SOI structure produced in accordance with the invention for a second subsfrate which comprises alkaline- earth ions as the mobile positive ions. Figures 10A and 10B show SIMS signal intensity data, and Figure 10C shows that data converted into atomic percent values. Figure 11 is a schematic drawing illustrating an SOI structure which comprises multiple first layers on a single second layer. Figure 12 is a schematic drawing illustrating a preferred process for producing the S OI structure of Figure 11. Figures 13A and 13B are schematic drawings illustrating preferred approaches for assembling multiple first substrates on a single second subsfrate. In particular, Figure 13 A shows machining of the edges of the first subsfrates to reduce the size of the gap between the subsfrates, and Figure 13B shows the assembly of the first subsfrates on a conductive backer to, among other things, simplify repeated use of the first subsfrates. Figure 14 is a schematic drawing illustrating a multiple first substrate/single second substrate assembly where the gaps between first subsfrates have been filled with a semiconductor material. Figure 15 is a schematic drawing illustrating a prior art process for forming a thin film transistor. Figure 16 is a schematic flow chart showing a preferred embodiment of the process aspects of the invention. In the above drawings, like reference numbers designate like or corresponding parts throughout the several views. The elements to which the reference numbers generally correspond are set forth in Table 1.
DETAILED DESCRIPTION OF THE INVENTION As discussed above, a major challenge of using inexpensive materials as a support subsfrate and, in particular, in using glass-based materials, specifically, oxide glasses and oxide glass-ceramics, as a support substrate, is that the 1100°C bonding treatment previously used in the art cannot be used with glass-based wafers since most glasses cannot withstand process temperatures of this magnitude. The covalent bonding between the glass-based layer and the semiconductor material, e.g., silicon, thus has to be achieved at significantly lower temperatures. The requirement for lower temperatures also makes it challenging to separate the semiconductor wafer into parts at a separation zone formed by, for example, hydrogen ion implantation. Moreover, when a glass-based material is substituted for silicon as a support subsfrate material, the expansion of the glass-based material should be matched to the expansion of the semiconductor layer of the SOI structure to avoid separation of the semiconductor layer from the support substrate. Although some glass-based materials with expansions close to that of semiconductors, e.g., silicon, are known, an exact match is difficult to obtain. Expansion mismatches are especially troublesome for large wafers where the stresses can become sufficiently high so as to cause debonding of the semiconductor layer. A further requirement is that the interface between the glass-based subsfrate and the semiconductor material should be free of ions, such as alkali ions, which can diffuse into semiconductor structures and cause serious problems with the functioning of semiconductor devices. The glass-based materials known to have reasonably matched expansions to semiconductor materials, e.g., silicon, often contain alkali ions. Thus, multiple problems need to be addressed and overcome to provide SOI structures which employ support subsfrates composed of glass-based materials. As summarized above, the present invention provides methods for producing SOI structures which address and overcome these problems. Figures 1A, IB, 1C, and ID schematically illustrate the process. Thus, Figure 1A shows a first subsfrate 10 which comprises a substantially single- crystal semiconductor material. The semiconductor material can be a silicon-based semiconductor or any other type of semiconductor, such as, the III-V, II-iV, II-IV-V, etc. classes of semiconductors. Examples of silicon-based materials which can be used for the first subsfrate include silicon (Si), germanium-doped silicon (SiGe), and silicon carbide (SiC) materials. Examples of other semiconductors which can be employed for the first subsfrate include Ge, GaAs, GaP, and InP materials. The semiconductor of the first subsfrate will be in the form of a substantially single- crystal material. The word "substantially" is used in describing the first subsfrate to take account of the fact that semiconductor materials normally contain at least some internal or surface defects either inherently or purposely added, such as lattice defects or a few grain boundaries. The word "substantially" also reflects the fact that certain dopants may distort or otherwise affect the crystal structure of the bulk semiconductor. As shown in Figure 1A, the first subsfrate 10 has a first external surface 11, a second external surface 12, and an internal zone 13 for separating the first substrate into a first part 14 and a second part 15, the thickness of the second part being Ds. As discussed above, Ds will typically be in the range of 10 nanometers to 500 nanometers, with preferred thicknesses being in the 10 nanometer to 150 nanometer range. If desired, the second part can be thicker than 500 nanometers, e.g., on the order of a 1,000 nanometers or more. Similarly, the second part can be thinner than 10 nanometers, although excessively thin semiconductor layers will generally not provide sufficient material for the production of semiconductor devices. Thinner semiconductor layers may be created via oxidation or other methods known in the art. External surfaces 11 and 12 and separation zone 13 preferably are parallel to one another. However, to take account of the fact that there may be some slight angle, e.g., up to 1-2 degrees, between one or more of the surfaces and/or the zone, the surfaces and zone are described herein as being "substantially parallel" which includes both the completely parallel and slightly angled cases. The phrase "substantially parallel" also includes the possibility that one or more of the surfaces or the zone may not be completely flat. Separation zone 13 is formed using implantation/exfoliation techniques of the type currently known to those skilled in the art or which may be developed in the future. At present, the separation zone is preferably formed using the hydrogen ion implantation techniques of the references discussed above, the relevant portions of which are hereby incorporated by reference. Other currently-known techniques can also be used to form the separation zone, such as, co-implantation of hydrogen and helium ions or hydrogen and boron ions. Whatever technique is chosen, the first subsfrate needs to be separable into the first and second parts at the separation zone during step (D). Thus, the separation zone needs to respond to the heat treatment/cooling process by becoming weaker so that the division of the first subsfrate into the first and second parts can occur. As also shown in Figure 1 A, the second subsfrate 20 comprises two external surfaces 21 and 22 which, like the surfaces and separation zone of the first subsfrate, are substantially parallel to one another. In order to ensure that the SOI structure has uniform properties in, for example, the radial direction for a circular wafer, e.g., uniform bonding sfrength at the interface between the first and second substrates, any deviations from parallel of external surfaces 11, 12, 21, and 22 and separation zone 13 are preferably kept to a minimum. The second subsfrate comprises an oxide glass or an oxide glass-ceramic having a strain point of less than 1,000°C. As is conventional in the glass making art, the sfrain point is the temperature at which the glass or glass-ceramic has a viscosity of 1014'6 poise (1013'6 Pa.s). As between oxide glasses and oxide glass-ceramics, the glasses are presently preferred because they are typically simpler to manufacture, thus making them more widely available and less expensive. As shown in Figure 1 A, the second subsfrate has a thickness D2, which is preferably in the range of 0.1mm to 10mm and most preferably in the range of 0.5mm to 1mm. For some applications of SOI structures, insulating layers having a thickness greater than or equal to 1 micron are desirable, e.g., to avoid parasitic capacitive effects which arise when standard SOI structures having a silicon/silicon dioxide/silicon configuration are operated at high frequencies. In the past, such thicknesses have been difficult to achieve. In accordance with the present invention, an SOI structure having an insulating layer thicker than 1 micron is readily achieved by simply using a second subsfrate whose thickness is greater than or equal to 1 micron. A preferred lower limit on the thickness of the second subsfrate is thus 1 micron. In general terms, the second subsfrate needs to be thick enough to support the first subsfrate through the process steps of the invention, as well as subsequent processing performed on the SOI structure. Although there is no theoretical upper limit on the thickness of the second subsfrate, a thickness beyond that needed for the support function or that desired for the ultimate SOI structure is generally not preferred since the greater the thickness of the second subsfrate, the lower the electric field strength within the substrate during step (C) for the same applied voltage difference. The oxide glass or oxide glass-ceramic is preferably silica-based. Thus, the mole percent of SiO2 in the oxide glass or oxide glass-ceramic is preferably greater than 30 mole% and most preferably greater than 40 mole%. In the case of glass-ceramics, the crystalline phase can be mullite, cordierite, anorthite, spinel, or other crystalline phases known in the art for glass-ceramics. The glass phase of the glass-ceramic should be sufficient to allow movement of positive ions away from the interface between the first and second substrates during step (C). Non-silica-based glasses and glass-ceramics can be used in the practice of the invention, but are generally less preferred because of their higher cost and/or inferior performance characteristics. Similarly, for some applications, e.g., for SOI structures employing semiconductor materials that are not silicon-based, second substrates which are not oxide based, e.g., non-oxide glasses, maybe desirable, but are generally not preferred because of their higher cost. For certain applications, e.g., display applications, the glass or glass-ceramic is preferably transparent in the visible, near UV, and/or IR wavelength ranges, e.g., the glass or glass ceramic is preferably transparent in the 350 nm to 2 micron wavelength range. The glass or glass-ceramic of the second subsfrate can be produced from conventional raw materials using a variety of techniques known in the glass making art. The oxide glass or oxide glass-ceramic comprises at least some positive ions which during step (C), move within substrate 20 in the direction of the applied electric field, i.e., away from surface 21 and towards surface 22. Alkali ions, e.g., Li+1, Na+1, and/or K+1 ions, are suitable positive ions for this purpose because they generally have higher mobilities than other types of positive ions typically incorporated in oxide glasses and oxide glass-ceramics, e.g., alkaline-earth ions. However, oxide glasses and oxide glass-ceramics having positive ions other than alkali ions, e.g., oxide glasses and oxide glass-ceramics having only alkaline- earth ions, can be used in the practice of the invention. The concenfration of the alkali and alkaline-earth ions can vary over a wide range, representative concentrations being between 0.1 and 40 wt.% on an oxide basis. Preferred alkali and alkaline-earth ion concenfrations are 0.1 to 10 wt.% on an oxide basis in the case of alkali ions, and 0-25 wt.% on an oxide basis in the case of alkaline-earth ions. Although second subsfrates composed of a single glass or glass-ceramic are preferred, laminated structures can be used if desired. When laminated structures are used, the layer of the laminate closest to the first subsfrate should have the properties discussed herein for a second subsfrate composed of a single glass or glass-ceramic. Layers farther from the first subsfrate preferably also have those properties, but may have relaxed properties because they do not directly interact with the first subsfrate. In the latter case, the second subsfrate is considered to have ended when the properties specified for a second subsfrate are no longer satisfied. Along these same lines, either or both of subsfrates 10 and 20 can include surface layers over part or all of their external surfaces, e.g., an oxide layer on the semiconductor. When present on surface 11 of subsfrate 10 and/or surface 21 of subsfrate 20, such surface layers should not have a composition and/or a thickness which will prevent the formation of a strong bond between the first and second subsfrates. In particular, an oxide layer on the semiconductor subsfrate having a thickness greater than about 100 nanometers can lead to weak or no bonding with the glass or glass-ceramic subsfrate. Although not wishing to be bound by any particular theory of operation, it is believed that an oxide layer having a greater thickness provides a high resistance to current flow and thus diminishes the electrolysis-type reaction at the interface between the first and second subsfrates which is believed to produce the desired strong bond. Accordingly, when an oxide layer is present on the bonding surface of the first subsfrate, it should function primarily as a passivation layer, as opposed to an insulating layer. Likewise, any oxide layer formed on the bonding surface of the second subsfrate should not interfere with current flow and thus will typically (and preferably) have a thickness of less than about 100 nanometers. When surface layers are present on the bonding surfaces of subsfrates 10 and/or 20, they constitute intermediate layers between the first and second subsfrates in the finished SOI structure. For certain first substrate/second subsfrate combinations, prefreatment of the bonding surface 11 of first subsfrate 10 to reduce its hydrogen concenfration has been found advantageous in achieving bonding of the second part 15 of the first subsfrate to second subsfrate 20. In particular, such a reduction in hydrogen concenfration has been found to be of particular importance when transferring silicon films from silicon wafers implanted with hydrogen ions to glass subsfrates containing alkaline-earth ions, such as, substrates made of CORNING INCORPORATED GLASS COMPOSITION NO. 1737 or CORNING INCORPORATED GLASS COMPOSITION NO. EAGLE 2000™, which are used in, for example, the production of liquid crystal displays. It is believed that a reduction in hydrogen concenfration will also be advantageous for glass and glass ceramics having high sfrain points, e.g., in the 850°C to 900°C range, which are expected to be needed for RF applications in wireless and other electronics applications. In particular, it has been found that after hydrogen ion implantation, the surface of an implanted silicon wafer has a high hydrogen concenfration, e.g., a high hydrogen ion concenfration. The hydrogen teπriination at the Si surface inhibits the bonding process and thus it has been found desirable to reduce the hydrogen concentration on the implanted Si wafer surface by using a gentle oxidizing treatment in order to obtain effective Si layer transfer to glass wafers of the foregoing types. Reduction in hydrogen concenfration results in making the implanted silicon wafer more hydrophilic and allows the bonding to take place during the application of voltage and heat. The strong bond formed during the process allows unifoπn separation of the Si film from the mother wafer. Quantitatively, it has been found that in the absence of a hydrogen reduction treatment, only about 10% of the glass wafer is covered with a Si film and even in the covered area, the Si film tends to be non-uniform. However, when the hydrogen concenfration at the surface of the Si is reduced by an oxidizing treatment, a uniform Si film becomes attached to the glass wafer over its entire surface. Various approaches can be used to reduce the hydrogen concenfration on the surface of an implanted wafer. Preferred approaches involve a mild oxidation treatment of the surface, such as, treatment of the wafer with an oxygen plasma, treatment with hydrogen peroxide, hydrogen peroxide and ammonia, hydrogen peroxide and ammonia followed by hydrogen peroxide and an acid, or combinations of these processes. Treatment with an oxygen plasma is the preferred approach, especially in a commercial setting. Although not wishing to be bound by any particular theory of operation, it is believed that during these treatments, hydrogen terminated surface groups oxidize to hydroxyl groups, which in turn makes the surface of the silicon wafer hydrophilic. The treatment is preferably carried out at room temperature for the oxygen plasma and at a temperature between 25-100°C for the ammonia + peroxide or ammonia + peroxide followed by acid + peroxide treatments. Although the foregoing discussion has been in terms of silicon wafers, it is believed that reductions in hydrogen concenfration will be advantageous for hydrogen-implanted semiconductor wafers composed of semiconductor materials other than silicon. Turning to Figure IB, this figure illustrates step (B) of the process of the invention in which the first and second subsfrates 10 and 20 are brought into contact at their bonding surfaces 11 and 21. In the preferred embodiments of the invention, the first and second subsfrates are heated prior to step (B), e.g., are heated so that force-applying surfaces 12 and 22 are at Ti and T2, respectively. In this way, differential expansion between the first and second subsfrates is avoided during the bonding process of step (C). Alternatively, the first and second subsfrates are not pre-heated prior to step (B), but are heated after bonding surfaces 11 and 21 have been brought into contact and before the beginning of step (C) and/or during the initial part of step (C) before substantial bonding has occurred. When pre-heating is performed, the bonding surfaces can be separated by spacers which are removed once the desired temperatures of the first and second subsfrates have been reached. The processing chamber, which is shown schematically at 40 in Figure 1C, can have a variety of configurations. For experimental purposes, a bonder of the type sold by SUSS MICROTEC of Munich, Germany, can be used as the processing chamber. The same equipment can be used for commercial applications, although equipment capable of simultaneously processing multiple first substrate/second subsfrate assemblies will generally be preferred. Because the invention uses low to moderate temperatures, pressures, electric field sfrengths, and vacuum levels, the requirements which the processing chamber needs to satisfy are not demanding, which is another important advantage of the invention, i.e., the invention can be practiced with equipment which is both relatively inexpensive and widely available or easily fabricated for custom applications. Figure 1C shows the central step of the process, i.e., step (C), where the first and second subsfrates are bonded to one another. Step (C) is performed for a period of time sufficient for the first and second subsfrates to bond to one another at the first and second bonding surfaces. For example, step (C) can be performed for a period between 45 and 90 minutes. Shorter periods of time are, of course, generally preferred (e.g., times less than 30 minutes) and in a commercial setting, it is expected that the time required to perform step (C) can be reduced to a period of 5-15 minutes or less through the optimization of subsfrate materials, processing temperatures, and applied voltages. Step (C) is preferably performed under moderate vacuum conditions, i.e., chamber 40 is evacuated while step (C) is performed. Preferably, the pressure in the chamber is less than or equal to 1 millibar, and most preferably, less than or equal to 10"3 millibars. Alternatively, step (C) can be performed in an inert atmosphere, such as, an atmosphere of argon, helium, or the like. As discussed above and shown in Figure 1C, step (C) is performed with Vi > V2 and preferably with Ti < T2, where Vi and Ti are, respectively, the voltage and temperature at force-applying surface 12, and V2 and T2 are, respectively, the voltage and temperature at force-applying surface 22. In the examples described below, the second subsfrate was located below the first subsfrate as shown in Figure 1C, although the opposite orientation can be used if desired. Also, vertical or other orientations for the subsfrates can be used, if desired. Vi and V2 preferably satisfy the relationship: 100 volts/cm < (Vi -V2)/D ≤ 40 kilovolts/cm, where D is the distance between the first and second force-applying surfaces during step (C). A preferred value for the (Vi -V2)/D ratio ranges between about 5-20KV/cm. Ti and T2 preferably satisfy the relationships: Ts - 350 < Ti < Ts + 350; and Ts - 350 < T2 ≤ Ts + 350; where Ts is the sfrain point of the oxide glass or oxide glass-ceramic and Ts, Ti, and T2 are in degrees centigrade. As discussed above, Ts is less than 1000°C, can be less than 800°C, and may also be less than about 700°C. Typically, both Ti and T2 will be greater than or equal to 300°C and less than or equal to 800°C, although higher or lower temperatures can be used, if desired. Within this range, lower temperatures are generally preferred, e.g., temperatures of around 450°C for glasses like CORNING INCORPORATED GLASS COMPOSITIONS NOS. 7070 and 7740 used in various of the examples presented below. In addition to their role in achieving bonding of the first and second subsfrates, as discussed above, Ti and T2 are chosen to provide differential confraction of the first and second substrates upon cooling so that in the preferred embodiments of the invention, the second substrate 20 seeks to confract to a greater extent than the first substrate 10 to thereby weaken the first substrate at separation zone 13 and produce an SOI structure where the semiconductor film is under compression, as opposed to tension. Typically and preferably, T2 will be greater than Ti, with Ti and T2 generally satisfying the relationship: 5°C < T2 - Tι < 150°C, and preferably the relationship: 10°C < T2 - Ti < 150°C. Moreover, the coefficients of thermal expansion of the first and second subsfrates and the chosen temperature differential will preferably satisfy at least one and most preferably both of the following relationships : CTEi - 20xl0"7/°C < CTE2 < CTEi + 20xlO~7/°C; and/or (T2 - Ti)»|CTE2 -CTEil < 30 x 10"5, T2 > Ti ; where CTEi is the 0°C coefficient of thermal expansion of the substantially single-crystal semiconductor material and CTE2 is the 0-300°C coefficient of thermal expansion of the oxide glass or oxide glass-ceramic. In applying these relationships, the 0-300°C CTE of the oxide glass or oxide glass-ceramic (i.e., CTE2) preferably satisfies the relationship: 5xlO"7/°C < CTE2 < 75xlO"7/°C. As discussed above, during step (C), positive ions within the second subsfrate (e.g., Li+1, Na+1, K+1, Cs+1, Mg+2, Ca+2, Sr+2, and/or Ba+2 ions (the alkali/alkaline-earth ions)) can move away from the interface between the first and second subsfrates to form a depletion region, shown schematically in Figure 2B by the reference number 23. The thickness δo of this region can be defined in terms of reference concenfrations for the positive ions. Considering specifically the case of alkali/alkaline-earth ions, each of those ions which the oxide glass or oxide glass-ceramic contains will have a reference concenfration Cj/Ref at a reference surface 24 which 1) is within the second subsfrate, 2) is substantially parallel to the second bonding surface 21, and 3) is spaced from that surface by a distance D2/2. The thickness δo of the positive ion depletion region can then be defined as the distance between the second bonding surface 21 and a surface 23 a which 1) is within the second subsfrate, 2) is substantially parallel to the second bonding surface, and 3) is the surface farthest from the second bonding surface for which the following relationship is satisfied for at least one of the alkali/alkaline-earth ions which the oxide glass or oxide glass- ceramic contains: Cj(x)/Ci/Rβf < 0.5, 0 < x < δD, where Cj(x) is the concenfration of said at least one alkali/alkaline-earth ion as a function of distance x from the second bonding surface, and C;(x) and /Ref are in atomic percent. Using this definition, δp will generally satisfy the relationship: δo ≥ 10 nanometers, and will often satisfy the relationship: δp ≥ 1000 nanometers. As discussed above, the movement of the positive ions within the second substrate during step (C) also can produce one or more "pile-up" regions for one or more of the mobile positive ions contained in the oxide glass or oxide glass-ceramic. Such pile-up regions, when present, can have a thickness of 500 nanometers or more and a peak positive ion concenfration Cj/pea which satisfies the relationship:
Figure imgf000035_0001
where Cj/peak and /Ref are in atomic percent, and Cj/Ref is defined as set forth above. In some cases, Cj/Peak Cj/ ef will be greater than 2 (see, for example, the K+ pile-up region of Figure 5B below). The one or more pile-up regions, when present, are located in the vicinity of x = δp, i.e., they can overlap δo or can be just inside or just outside of δo- In particular, the location peak of the peak of a pile-up region typically satisfies the relationship: 0.8»δD < Xpeak ≤ 1.2»δD, and often satisfies the relationship: 0.9*δD ≤ XPeak ≤ 1.1 » D, where xpeak is the distance of the peak from the second bonding surface and δo is as defined above. In the case of oxide glasses containing alkaline-earth ions, it has been found that by reducing the processing temperature, time, and/or voltage employed in step (C), some bonding of a silicon film to a glass wafer can be achieved with essentially no observable ion movement. However, this bonding is of the mechanical type, e.g., van der Waals type bonding, as opposed to chemical bonding, and the resulting bond sfrengths are lower than those achieved with ion movement. Also, because it lacks a depletion region, the resulting structure can suffer from ion movement into the silicon film during subsequent processing of the SOI structure at elevated temperatures, which can impair the functioning of electronic devices formed on or in the silicon film. Accordingly, in the preferred embodiments of the invention, the process is performed so that a depletion region is formed at the interface between the first and second subsfrates. In addition to the depletion region and the one or more pile-up regions, step (C) can also produce a hybrid region 16 of enhanced oxygen concenfration which begins at surface 11 and extends towards separation zone 13. The thickness δπ of this region can be defined in terms of a reference concenfration for oxygen at a reference surface within the substantially single-crystal semiconductor material. A suitable reference surface is, for example, surface 17 in Figure 2B which: 1) is within the second part of the first subsfrate, 2) is substantially parallel to bonding surface 11, and 3) is separated from that surface by a distance Ds/2, where, as above, Ds is the thickness of the second part. Using this reference surface, the thickness δπ of the hybrid region will typically satisfy the relationship: δii ≤ 200 nanometers, where δπ is the distance between bonding surface 11 and a surface which 1) is within the second part of the first subsfrate, 2) is substantially parallel to bonding surface 11, and 3) is the surface farthest from bonding surface 11 for which the following relationship is satisfied: Co(x) - Co/Ref ≥ 50 percent, 0 < x < δH, where Co(x) is the concenfration of oxygen as a function of distance x from bonding surface 11, Co/Ref is the concenfration of oxygen at the above reference surface, and Co(x) and Co/Ref are in atomic percent. Typically, δπ will be substantially smaller than 200 nanometers, e.g., on the order of
50-100 nanometers. It should be noted that Co/Ref will typically be zero, so that the above relationship will in most cases reduce to: Co(x) > 50 percent, 0 < x < δH. In the case of a first subsfrate which is silicon based and a second subsfrate which is a silica-based glass or glass-ceramic containing one or more other oxides, e.g., such network formers as B2O3, Al2O3, and/or P2O5, the hybrid region can be characterized as a region which contains silicon oxide, e.g., silica (SiO2), but does not' contain the one or more other oxides of the silica-based glass or glass-ceramic. In summary, step (C) transforms the interface between the first and second subsfrates which is formed in step (B) by contacting bonding surface 11 with bonding surface 21, into an interface region 30, which preferably comprises hybrid region 16 and depletion region 23, and may also preferably comprise one or more positive ion pile-up regions in the vicinity of the distal edge of the depletion region. After step (C), the bonded first and second subsfrates are cooled, e.g., to room temperature, and the first and second parts (14,15) of the first substrate are separated from one another. Because of the weakening of the separation zone which occurs during cooling, this separation can be performed without disturbing the bond between the second part and the second subsfrate or damaging the second part or the second subsfrate. h many cases, the separation involves merely moving the first and second parts (14,15) of the first subsfrate 10 away from one another (e.g., lifting the second part 14 upwards as shown in Figure ID), since during the cooling, those parts will have become completely free of one another. In some cases, a slight peeling action, like that used to remove household plastic wrap from a smooth object, is used at the end of the cooling to separate the two parts, but more than this is not needed because of the differential confraction of the first and second subsfrates and the resulting weakening of the separation zone. As can be seen in Figure ID, the separation will typically result in part of separation zone 13 ending up associated with the first part of the first subsfrate and with part ending up associated with the second part (see 13a and 13b in Figure ID). Depending upon processing conditions and ultimate end use, the external surfaces of the first and second parts produced by this separation, i.e., the exfoliation surfaces, may be useable as is or may require subsequent treatments, e.g., polishing, etching, doping, etc., prior to use. For example, prior to reuse as a first subsfrate in another iteration of the overall process, the exfoliation surface of first part 14 may be subjected to conventional touch polishing to provide a sufficiently smooth surface for bonding to a new second subsfrate. Such polishing or other surface freatments may also be appropriate for the exfoliation surface of the second part 15 prior to its use in the manufacture of a thin film transistor or other electronic device. Although generally not preferred, one can conceive of integrating step (D) into step (C) by, for example, partially cooling the first and second subsfrates and then applying a separating force, e.g., twisting the first and second subsfrates relative to one another, while continuing to subject the substrates to an elevated temperature, an electric field, and an applied pressure. Such separating can, for example, be begun part way through step (C). In a commercial setting, such integration of step (D) with step (C) may be desirable to shorten the overall process, especially if for a particular set of subsfrates and operating conditions, the bonding between the subsfrates becomes sfrong enough for separation of the first and second parts to be performed while additional step (C)-type processing is continued to develop a depletion zone of a desired thickness. As noted above, once the first and second parts are separated, the resulting SOI structure, i.e., the second part and its attached second subsfrate, can be subjected to further processing as appropriate for the intended use of the structure. In particular, surface 13b can, for example, be treated to remove any roughness or other imperfections arising from the separation process. Similarly, first part 14 of the first subsfrate can be treated for subsequent use as, for example, a new (slightly thinner) first subsfrate. Figures 3 and 4 illustrate a modification of the first subsfrate which can be used if delamination (de-bonding) of the first and second subsfrates is a concern. Specifically, delamination can occur if there is a large difference in the coefficients of thermal expansion of the semiconductor material and the oxide glass or oxide glass-ceramic. It can also occur when SOI structures having large surface areas are produced. As shown in Figures 3 and 4, to address this problem, recesses 18 can be formed in the first substrate which begin at bonding surface 11 and preferably extend into the first subsfrate to a distance greater than the depth of second part 15. These recesses form isolated regions 19 which can expand and confract relatively independently of one another. In this way, high stresses do not develop as a result of differences in the CTEs of the first and second subsfrates as those subsfrates, after bonding, cool from the operating temperature of step (C), e.g., 450°C for glasses like CORNING INCORPORATED GLASS
COMPOSITIONS NOS. 7070 and 7740 used in various of the examples presented below, to room temperature. For many applications, the first substrate will be a silicon-based semiconductor material and the second subsfrate will be an alkali-containing glass. For this case, the process of the invention can be practiced as follows. First, a glass containing a small percentage of alkali ions with expansion relatively well matched to that of silicon is chosen. A silicon wafer either without an oxide layer or with a thin oxide layer (see above) is implanted with hydrogen ions to generate subsurface flaws. The implanted wafer is then placed on the glass wafer with the implanted surface next to the glass wafer surface with spacers in between. These two wafers are then placed in a chamber. The wafer assembly is then heated under a differential temperature gradient, with the glass wafer being heated to a higher temperature than the silicon wafer. The temperature difference between the wafers is at least 10°C, but may be as high as 100-150°C. This temperature differential is crucial for a glass having a CTE matched to that of silicon since it ensures separation of the Si film from the Si wafer due to thermal stresses. Without the application of the temperature gradient, the Si layer separation cannot be performed without damage to the SOI structure. Once the temperature differential between the wafers is stabilized, the spacers are removed and mechanical pressure is applied to the two-wafer assembly. The preferred pressure range is 1- 50 psi. Application of higher pressures, e.g., pressures above 100 psi, typically causes breakage of the glass wafer. A voltage is applied across the wafer assembly with the Si wafer at the positive electrode and the glass wafer at the negative electrode. The application of the potential difference causes the alkali ions to move away from the Si/glass interface into the glass wafer. This accomplishes two functions ~ an alkali free interface is created and the glass becomes very reactive and bonds to the Si wafer strongly with the application of heat at low temperatures. After the assembly is held under these conditions for some time (e.g., approximately 1 hr), the voltage is removed and the wafer assembly is allowed to cool to room temperature. The Si wafer and the glass wafer are then separated, which may include some peeling if they have not already become completely free, to obtain a glass wafer with a thin film of Si, i.e., the desired glass SOI wafer. As discussed above, in certain applications of the invention, multiple SOI structures can be formed on a single second layer. Figure 11 shows a stylized configuration for such a multiple first layer/single second layer assembly 50, where Ai, A2, ... ,A6 are representative first layer shapes and 51 are optional gaps between closely-spaced first layers. As discussed above, the portions of second layer 20 which are not associated with a first layer can be used for a variety of purposes, including as supports for amorphous and/or polycrystalline semiconductor materials. Figure 12 shows in schematic form the application of the process aspects of the invention to the production of multiple first layer/single second layer assemblies. As shown in the left hand part of the figure, implanted semiconductor pieces 10, e.g., hydrogen- implanted silicon pieces, of the desired shape and size are assembled on a glass or glass- ceramic subsfrate 20 in an initial assembly step (hereinafter referred to as "tiling," which includes the case of a single first subsfrate 10 which covers only part, rather than all, of a second substrate 20). The resulting assembly of multiple semiconductor (e.g., silicon) subsfrates and a single glass or glass ceramic subsfrate is then subjected to the application of heat and electric potential to bond the semiconductor to the glass or glass ceramic (see the middle part of Figure 12). All the semiconductor pieces bond to the glass or glass ceramic although there may be no continuous electrical contact between the individual pieces. On completion of the bonding cycle, the semiconductor pieces and glass or glass ceramic with attached semiconductor film are separated to produce the desired SOI structure (see the right hand part of Figure 12; this part of Figure 12 also shows filled gaps between the semiconductor films (see below)). The advantages of using a tiling process include the ability to provide large glass or glass ceramic subsfrates with substantially single crystal semiconductor films without a limitation on size. For display applications, the size of the glass subsfrate needed is often larger than the 300 mm diameter of semiconductor wafers. Similarly, photovoltaic applications also require large area SOI structures. Tiling also allows substantially single crystal semiconductor materials to be placed on desired sites on glass or glass ceramic subsfrates. This ability allows placement of high performance semiconductor films, e.g., silicon films, in the areas of large subsfrates where drivers and memory circuits may be placed and thus avoids having to cover the entire subsfrate with a semiconductor film, thus reducing cost. When multiple semiconductor subsfrates are tiled on a single glass or glass-ceramic substrate, the distance between the semiconductor films of the finished SOI structure depends on the proximity of the semiconductor subsfrates during initial assembly. The proximity may be controlled by finely ma iining the semiconductor pieces to precisely fit close together. Figure 13 A shows one way in which the edges of semiconductor wafers may be machined to minimize the gap between adjacent pieces. Figure 13B shows another way to perform the tiling operation in which pieces of one or more semiconductor wafers 10 are assembled in a desired pattern and then bonded to a conductive subsfrate 41 which acts as a support structure. The bonding can be done by soldering, brazing, or use of a refractory conductive glue. The support structure may be a metal foil or other conductive subsfrate which can withstand the process temperature. The semiconductor pieces on the conductive subsfrate are then implanted with, for example, hydrogen ions, and bonding to the glass or glass ceramic is carried out as described above. After separation of the semiconductor films from the bodies of the semiconductor pieces, the exposed exfoliation surfaces of the semiconductor pieces on the conductive subsfrate can be polished to remove surface roughness, and implanted again, whereupon, the bonding process with another glass or glass ceramic subsfrate can be repeated. In this way, the semiconductor pieces do not need to be reassembled each time an SOI structure is produced. Tiling using a conductive support is particularly useful when large area SOI structures are to be produced. If desired, the small gaps between semiconductor pieces can be filled with semiconductor material after the pieces have been assembled on the conductive subsfrate using CVD or other deposition processes. Figure 14 shows the resulting assembly, where the filled gaps are identified by the reference number 52. Filling of all gaps removes any nonconducting regions from the semiconductor subsfrate. After the gaps have been filled, the ion implantation, bonding, and separation steps are carried out to produce a continuous SOI structure having two or more substantially single crystal semiconductor regions separated by gaps filled with amorphous semiconductor, e.g., amorphous silicon. The right hand portion of Figure 12 shows such a continuous SOI structure obtained by gap filling prior to bonding. If the deposition process is carried out at high enough temperatures, the amorphous semiconductor material may crystallize to produce a substantially single crystal semiconductor film on the glass or glass ceramic subsfrate without any gaps. Again, these aspects of the invention are particularly useful when large area SOI structures are to be produced. Without intending to limit it in any manner, the present invention will be more fully described by the following examples. In Examples 5-8 and 13, elemental depth profiles obtained using time-of-flight secondary ion mass spectrometry (ToF-SIMS) are presented. As known in the art, ToF-SIMS is a surface analytical technique that uses an ion beam to remove small numbers of atoms from the outermost atomic layer of a surface. In broad outline, a short pulse of primary ions strikes the surface, and the secondary- ions produced in the sputtering process are extracted from the sample surface and into a time- of-flight mass spectrometer. These secondary ions are dispersed in time according to their velocities (which are proportional to their mass/charge ratio m/z). Discrete packets of ions of differing mass are detected as a function of time at the end of the flight tube. ToF-SIMS is capable of detecting ions over a large mass range and can generate an image of the lateral distribution of these secondary ions at spatial resolutions of better than 0.15 microns. Pulsed operation of the primary beam allows insulating surfaces to be completely neutralized between pulses using a low energy electron beam. ToF-SIMS was chosen to analyze the SOI structures produced by the invention because the analysis could be performed without any charge build-up at the surface of insulators. Two ion beams were employed using the dual beam strategy - one for intermittent sputtering and another for analyzing the newly created surface. Analysis was performed using a TRIFT II instrument manufactured by Physical Elecfronics, Inc., Eden Prairie, MN. A low energy Cs beam was used to sputter in synchronization with a pulsed Ga beam for analysis. A small piece of the sample was cleaved to fit the ToF-SIMS sample holder (~lcm2). A 5kV 133Cs+ beam was used for sputtering in conjunction with 15kV, 600pA 69Ga+ beam for analysis. The Cs beam was rastered over 500Dm x 500Dm area of the sample; the Ga beam analyzed a 50Dm x 50 Dm window at the center of the Cs-sputtered region. For each of Examples 5-8 and 13, two types of plots are presented: one type showing the variation of SIMS signal intensities and the other type showing an approximate quantification of these intensities to atomic %. The nominal composition of the base glass was used as an internal standard in accordance with the "relative sensitivity factor" method. The ion signals towards the end of the profile were taken as corresponding to the bulk glass. The ratio of ion intensities X+/Si+ was used in these calculations, where X denotes a glass component and Si represents the matrix element. The sputter rate of the Cs beam was determined by measuring the crater depth at the end of the experiment. Since this calibration assumes that the sputter is uniform across the analyzed depth, the thickness of each layer could be somewhat different. Thus, as indicated in Figures 5B through 8B, the depths, as well as the atomic percent values, are only approximate. Although not explicitly indicated on Figure IOC, the depths and atomic percent values of this figure are also only approximate. Each profile of Examples 5-8 and 13 is characterized by the following general sequence of layers: (1) Native oxide on the surface of Si (2) Silicon film (3) Interfacial silica film (hybrid region) (4) Alkali-depleted region (or alkaline-earth depleted region in the case of Example 13) (5) Alkali pile-up (or alkaline-earth pile-up region in the case of Example 13) (6) Base glass In these SLMS depth profiles, higher Si+ signals are observed from oxides such as silica and glass regions than from the elemental Si film. This enhancement of the SLMS signal is due to the presence of oxygen and is a well known example of "matrix effects" in SLMS quantification. This effect is counter-intuitive because the elemental silicon film is 100 at% Si whereas the oxide is only 33 at% Si. The SLMS signal from the oxide is significantly larger by more than an order of magnitude. The presence of oxygen at the surface increases the work function thereby reducing the probability of neutralization of ions by electrons. We used this effect to delineate Si from silicon oxide, e.g., SiO2, in these profiles. In the quantified plots of Figures 5B through 8B, Si distribution is not included as it is the matrix element and was not quantified. Therefore, the intensity plots, i.e., Figures 5A through 8A, show a better delineation of the various concenfration regimes across the analyzed depth. The depletion of alkali leads to higher B+, Al+ and Si+ signals from this region as reflected in the intensity distribution plots. However, for this alkali-depleted region, no attempt was made to correct for the loss of alkali elements on the concenfration of B, Al and Si. Similar considerations apply to the depleted region for the alkaline-earth case. Each interface is slightly broadened due to sputter-induced damage. EXAMPLE 1 A 4-inch diameter phosphorus-doped silicon wafer (hereinafter referred to as the "silicon wafer") having a thickness of 0.525 mm was implanted with hydrogen ions at 69 KeV at a concenfration of 6x1016 ions/cm2 using commercially available, room temperature, ion implantation techniques. The phosphorus-doped silicon had a 0°C CTE of 24xlO~7/°C and a 300°C CTE of 38xlO~7/°C. The wafer was obtained from SiliconSense Inc., Nashua, NH, and, as reported by the manufacturer, had a resistivity of 1-10 ohm'cm. Boron-doped silicon wafers were also used in various of the examples with equivalent results to the phosphorus-doped wafers. A 4-inch diameter glass wafer having a thickness of 1 mm was washed in detergent, rinsed in distilled water, soaked in 10% nitric acid for 1 hour, and finally rinsed again in distilled water. It was then placed in a clean room hood and allowed to dry. The glass wafer was made of CORNING INCORPORATED GLASS COMPOSITION NO. 7070. On a weight percent basis, this glass comprises: 72 wt.% SiO2, 27 wt.% B2O3, 1.5 wt.% Li2O, and 0.5 wt.% K2O. It has a 0-300°C CTE of 32x10"7/°C and a resistivity of 1011 2 Ω-cm at 250°C and 109 1 Ω-cm at 350°C. The glass wafer was placed in a fixture for subsequent mounting on a chuck connected to the "negative" support of a SUSS MICROTEC bonder (Model SB6) with spacers placed on the top surface of the glass. The spacers were brass and had a thickness of about 0.1 mm. The silicon wafer was placed on top of the spacers with the hydrogen-freated surface towards the glass. The fixture's clamps were then engaged over both the wafers. The fixture was then placed in the bonder, vacuum was applied down to 10-3 millibars, and the wafers were heated to 450°C. When the wafers reached the desired temperature, the spacers and the clamps were removed and ram pressure was applied to the wafers (10 psi) through the bonder's plungers. Thereafter, voltage was applied to the wafers through the plungers. Specifically, the difference in potential between the top of the Si wafer and the bottom of the glass wafer was 1000 volts. The (Vi -V2)/D ratio was thus 6.55 KV/cm. The wafers were held under these conditions for 1 hour. Finally the temperature, pressure, and voltage were all turned off and the sample was allowed to cool for a period of 2-3 hours. It was found that the Si and glass wafers had bonded strongly. However, the desired separation of the glass wafer with a thin Si film from the rest of the silicon wafer could not be achieved because both wafers cracked during separation. The experiment was repeated a number of times with the same result. The glass and the silicon wafers were strongly bonded together but all attempts at separating the wafers resulted in cracking of both the wafers. Varying the cool down period was investigated, but with no success. EXAMPLE 2 The experiment of Example 1 was repeated except that the two wafers, glass and silicon, were held at 450°C and 400°C respectively. This was done to take advantage of the thermal stress generated by the thermal differential to separate the thin silicon film from the silicon wafer after cooling. The differential heating was achieved by selecting the temperatures of the force-applying plungers of the bonder. The 450°C and 400°C values represent the temperatures of the plungers and thus the temperatures at the bottom surface of the glass wafer and the top surface of the silicon wafer, respectively, i.e., the temperatures at surfaces 22 and 12 in Figure 1C In this case, the glass wafer with a 0.4-micron layer of silicon (an SOI configuration) and the remainder of the Si wafer were easily separated, and thus an SOI glass wafer was successfully obtained. This result indicates that the thermal stress generated by a thermal differential is necessary in generating a glass-based SOI structure. In particular, the thermal stress generated by cooling from a thermal differential is necessary for a glass wafer having a CTE matched to that of silicon. The SOI structures formed using the procedure of this example were suitable for use in electronic, display and solar cell applications.
EXAMPLE 3 In this example, the Si wafer was first etched with a pattern of circular islands separated from one another. The islands were about 150 microns in diameter. This patterned wafer was ion implanted and then the process of Example 2 was used to transfer a Si layer about 0.4 microns thick onto the glass wafer. An SOI structure with an excellent bond between the Si layer and glass wafer was created in this case. This island technique is expected to be of particular value when making large wafers where a thermal expansion mismatch between the glass and the Si is most likely to lead to del-tmination or other damage to the SOI structure. The pattern etched or otherwise formed in the silicon wafer may be any geometric pattern which produces isolated islands of silicon. The size and the distance between the islands can be adjusted according to the requirements. If desired, a thin layer of silicon may be deposited via standard techniques to establish connectivity between all or some of the islands. The same approach can be used with other types of semiconductors. EXAMPLE 4 The experiment of Example 1 was repeated without the application of voltage across the wafers. In this case, the two wafers did not bond at all indicating that the application of the voltage across the wafers is an essential part of the process. EXAMPLE 5 An SOI structure prepared in accordance with Example 2 was subjected to a ToF-
SLMS analysis in accordance with the procedures discussed above. The results are shown in Figure 5, where Figure 5A plots SLMS signal intensity data versus depth and Figure 5B shows the same data converted to atomic percent. Depletion region 23 as well as hybrid region 16 are marked in Figure 5, along with K+ pile-up region 25. Beginning at a depth of about 4 microns, all of the curves have returned to their bulk glass values. EXAMPLE 6 An SOI structure prepared in accordance with Example 2 was held at 500°C for 1 hour under vacuum (10"3 millibars). A ToF-SIMS analysis was then preformed. The results are shown in Figure 6. A comparison of this figure with Figure 5 shows that the depletion and hybrid regions, as well as the Si, B, K, and Li curves, are substantially unchanged by the reheating. This is an important result since it shows that the SOI structures of the invention will be stable during further processing and ultimate use. EXAMPLE 7 The experiment of Example 2 was repeated using a glass wafer made of CORNING INCORPORATED GLASS COMPOSITION NO. 7740. On a weight percent basis, this glass comprises: 81.3 wt.% SiO2, 12.6 wt.% B2O3, 2.19 wt.% Al2O3, and 4.2 wt.% Na2O, as well as trace amounts of Fe2O3 and K2O. It has a 0-300°C CTE of 32.6x10~7/°C and a resistivity of 108 5 Ω-cm at 250°C and 1066 Ω-cm at 350°C. The same processing conditions, including temperature, pressure, and voltage, and the same wafer dimensions were used as in Example 2. A ToF-SIMS analysis was performed as in Example 5 and the results are shown in Figure 7. Again, a depletion region, a hybrid region (identified by the word "silica" in Figure 7A and the phrase "interfacial silica layer" in Figure 7B), and a pile-up region can be seen in this figure. EXAMPLE 8 An SOI structure prepared in accordance with Example 7 was held at 500°C for 1 hour under vacuum (10"3 millibars). A ToF-SIMS analysis was then preformed. The results are shown in Figure 8, where the same nomenclature is used as in Figure 7. A comparison of this figure with Figure 7 shows that the depletion, hybrid, and pile- up regions, as well as the overall shape of the individual concentration curves, are substantially unchanged by the reheating. EXAMPLE 9 A convergent beam electron distribution function (edf) was obtained for the semiconductor layer of an SOI structure prepared in accordance with Example 2. Figure 9 shows the resulting fransmission micrograph. As can be seen in this figure, the quality of the single crystal layer of Si is excellent. EXAMPLE 10 Experiments were performed to evaluate the feasibility of obtaining single crystal silicon films on glass and glass-ceramic wafers via thermal bonding without the use of an applied voltage or a temperature differential. One key issue in bonding a silicon wafer to a glass or glass-ceramic wafer is the well- known problem of contamination of the silicon with mobile ions from the glass or glass- ceramic. In the display industry, for example, the silicon film needed for electronic devices is deposited on a glass subsfrate after the subsfrate has been coated with barrier layers of silica and silicon nitride to prevent migration of ions in the glass to the silicon film. Thermal bonding of silicon directly to a glass or glass-ceramic wafer will cause migration of ions into the silicon which will adversely affect the silicon performance and is thus undesirable. In spite of this issue, experiments were done to evaluate whether such a bonding process is feasible. The glasses and glass ceramics used in these experiments had different sfrain point temperatures depending on their composition. Glasses used in display applications are processed below their sfrain points to avoid dimensional changes, which are not acceptable. The thermal bonding experiments were thus limited to the sfrain point of the particular compositions evaluated. The following examples describe the experiments which were performed. EXAMPLE 10A The glass wafer in this case was made of CORNING INCORPORATED GLAS S
COMPOSITION NO. 7070, which, as discussed above, is an alkali-borosilicate glass. The sfrain point of this glass is 450°C. A 100 mm diameter glass wafer 1 mm thick was polished to a surface roughness of 0.1 nm rms. A silicon wafer 100 microns thick was hydrogen ion implanted at room temperature at a dosage of 7 x 10 ions/cm and an implantation energy of 100 KeV. Both the wafers were cleaned using a standard method for cleaning glass, namely, a detergent wash, a distilled- water rinse, a nitric acid treatment, and a final distilled- water rinse, and then brought into contact at room temperature. The wafer assembly was placed between platinum plates and then thermally heated to 450°C and held at temperature for 1 hour. At the end of the hour, the furnace was cooled and the plates removed. No bonding was observed between the glass and the silicon wafer other than a low sfrength frictional bond. The wafers could be easily separated by inserting a razor blade at their interface. There was no trace of a silicon film on the glass. The experiment was repeated at 525°C with an identical result, i.e., no silicon layer was observed on the glass wafer. EXAMPLE 10B The experiment of Example 10A was repeated but in this case the wafer was made of CORNING INCORPORATED GLASS COMPOSITION NO. 7740, which, as discussed above, is an alumino-borosilicate glass. The sfrain point of the 7740 composition is 540°C, and thus the bonding experiment was done at 540°C. The result was identical to that of Example 10A, in that no fransfer of a silicon film to glass occurred. EXAMPLE 10C The experiment of Example 10A was repeated with an alkaline-earth alumino- borosihcate composition, namely, CORNING INCORPORATED GLASS COMPOSITION NO. 1737, a glass used in the display industry. The sfrain point of this glass is 660°C and thus the experiment was done at 660°C. Again, in this case, no fransfer of a silicon film to the glass wafer was observed. The experiment was repeated using a pre-freatment of the surface of the silicon wafer to reduce the surface's hydrogen concenfration (see Example 11 below). Again, no fransfer of a silicon film was observed. EXAMPLE 10D The experiment of Example 10A was repeated using a glass-ceramic wafer with an alkali and alkaline-earth aluminosilicate composition. The material had a sfrain point of 810°C and thus the experiment was performed at 810°C. Again, no fransfer of a silicon film to the glass-ceramic wafer was observed. Pre-freatment of the silicon wafer to reduce the hydrogen concenfration of its surface (see Example 11 below) did not change the result. EXAMPLE 10E The experiments of Examples 10A through 10D were repeated with silicon wafers upon which an oxide layer having a thickness of about 0.2 microns had been grown prior to hydrogen ion implantation. As in Examples 10A through 10D, in each case, no fransfer of a silicon film to the glass or glass-ceramic was observed. Based on these experiments, it has been concluded that thermal bonding of a silicon film from a silicon wafer implanted with hydrogen ions to a glass or glass-ceramic wafer does not occur for bonding temperatures up to the sfrain point of the glass or glass-ceramic. Higher bonding temperatures are not acceptable because they would result in deformation of the glass or glass ceramic, e.g., sagging and/or compaction of the material. Moreover, as mentioned above, even if such a fransfer were achieved at some significantly higher temperature, the issue of ion contamination of the silicon film would still not be resolved. EXAMPLE 11 This example demonstrates the value of reducing the hydrogen concentration at the surface of a semiconductor wafer which is to be bound to an alkaline-earth containing glass or glass-ceramic. EXAMPLE 11A A silicon wafer 100 mm in diameter and 100 microns thick was hydrogen ion implanted at a dosage of 8 xl 0 ions/cm and an implantation energy of 100 KeV. The wafer was then cleaned in distilled water. The contact angle measured on this wafer was 70 degrees indicating a very hydrophobic surface. A glass wafer composed of CORNING INCORPORATED GLASS COMPOSITION NO. 1737 was washed with FISHER SCIENTIFIC CONTRAD 70 detergent in an ultrasonic bath for 15 minutes followed by a distilled water wash for 15 minutes in the ultrasonic bath. Thereafter, the wafer was washed in 10% nitric acid followed by another distilled water wash. The silicon wafer was not cleaned in the detergent to avoid contamination of the wafer surface. Both wafers were given a final cleaning in a spin washer dryer with distilled water in a clean room. The two wafers were then processed using the processing steps of Example 2 and the SUSS MICROTEC bonder of that example. Thus, the glass wafer was placed on the bonder's negative plunger and the silicon wafer was placed on the positive plunger and held away from the glass wafer with spacers. The two wafers were heated to 525°C (silicon wafer) and 575°C (glass wafer) and then brought into contact. In particular, a potential of 1750 volts was applied at the center of the silicon wafer for a minute using the moveable center portion of the positive plunger and then the applied potential was removed. The spacers were then removed and a potential of 1750 volts was applied across the wafer surface. The voltage was applied for 20 minutes at the end of which the voltage was brought to zero and the wafers were cooled to room temperature. As in Example 2, the bonding was performed under vacuum conditions. At the end of the bonding process, the wafers could be separated easily. However, there was only a partial transfer of a Si film to the glass subsfrate. In particular, only about 10% of the glass was covered with a Si film and even in the covered area, the Si film was very non-uniform. The process thus had not given a good quality Si film, as was desired. EXAMPLE 11B The experiment of Example 11 A was repeated except the silicon wafer was now treated in the following way. First, the silicon wafer was placed in a cold solution of ammonia: hydrogen peroxide: water in the ratio of 1 :2:7, and then the solution was heated to 70°C gradually. After holding the wafer in the solution for 15 minutes at temperature, the solution was cooled and the wafer was washed in the ultrasonic bath with distilled water for 2.5 minutes. At this point the wafer showed a highly hydrophilic character with a contact angle of 10 degrees. The silicon wafer was then washed in a hydrochloric acid: hydrogen peroxide: water solution in a 1 :2:8 ratio similar to the process for the ammonia solution. The treated silicon wafer was then washed in distilled water. The silicon wafer was then bonded to a 1737 glass wafer washed as in Example 11A. The same process cycle as in Example 11 A was used. After the bonding cycle, the glass wafer had an excellent, uniform Si film attached over its entire surface. This example shows that surface treatment of the silicon wafer after implantation is needed to carry out Si layer fransfer to a glass composition containing alkaline-earth ions. EXAMPLE 11C In this example, the wafer was cleaned with an ammonia and hydrogen peroxide solution, but not with the acid solution used in Example 1 IB. The experiment of Example 11 A was repeated except that the silicon wafer was now treated in the following way. First, the silicon wafer was placed in a cold solution of ammonia: hydrogen peroxide: water in the ratio of 1 :2:7, and then the solution was heated to 70°C gradually. After holding the wafer in solution for 15 minutes at temperature the solution was cooled and the wafer was washed in the ultrasonic bath with distilled water for 2.5 minutes. At this point the wafer showed a highly hydrophilic character with a contact angle of 10 degrees. The treated silicon wafer was then washed in distilled water and the bonding process was carried out with a 1737 glass wafer washed as in Example 11 A, using the same process cycle as in that example. After the bonding cycle, the glass wafer had an excellent, uniform Si film attached over its entire surface. EXAMPLE 11D This example shows that oxygen plasma freatment, instead of an ammonia and hydrogen peroxide freatment, may also be used to surface freat and thus control the hydrogen ion concenfration of a semiconductor wafer. In this example, a silicon wafer was treated in an oxygen plasma at room temperature for ten minutes. This freatment was followed by a distilled water rinse. The wafer was then dried and subjected to the bonding process as in Example 11 A. As in Examples 1 IB and 1 IC, an excellent Si film covering the entire glass wafer was obtained. EXAMPLE HE Experiments were carried out to measure the surface hydrogen ion concenfration after the surface treatments of Examples 11A through 1 ID. The hydrogen concenfrations at the surfaces of the silicon wafers were measured using a ToF-SIMS analysis. Normalized intensity values were obtained by dividing the individual peak intensity by the total spectral intensity and multiplying by 10000. For the surface treatment protocol of Example 11A, a value of 414 was obtained (hereinafter referred to as the "as-implanted" hydrogen concenfration). The results of these experiments are set forth in Table 2. As shown therein, the normalized signal intensity for the silicon wafer treated in accordance with Example 1 IB was 102, which represents a 75% reduction in hydrogen ion concenfration compared to the as- implanted wafer, while for the freatment of Example 1 IC, the signal intensity was 101 or 76%o less than the as-implanted value. For the oxygen plasma freatment, the signal intensity was 144 or a 65% reduction compared to the as-implanted wafer. An experiment was also performed in which an aqueous solution of hydrogen peroxide without ammonia was used to freat the silicon wafer. The normalized signal intensity in this case was 307 or 26% of the as- implanted value. These examples demonstrate that a reduced hydrogen concentration on the surface of a semiconductor wafer leads to improved film formation during bonding to subsfrates containing alkaline-earth ions. EXAMPLE 12 This example demonstrates the high bond sfrengths achieved in accordance with the invention for silicon films transferred to glass wafers composed of CORNING INCORPORATED GLASS COMPOSITIONS NOS. 7070, 7740, 1737, and EAGLE 2000™. The composition of the 7070 and 7740 glasses are set forth above in Examples 1 and 7, respectively; the composition of the EAGLE 2000™ and 1737 glasses correspond to Example 14 and the comparative example of U.S. Patent No. 6,319,867, respectively. The process steps of Example 2 were used to prepare the SOI structures with the addition of a hydrogen reduction prefreatment of the silicon wafer for the 1737 and EAGLE 2000™ glasses which include alkaline-earth ions. Specifically, the silicon wafers for these glasses were treated in accordance with the procedures of Example 1 IB, although any of Examples 1 IB through 1 ID or other freatment approaches for reducing surface hydrogen could have been used. Bond energy values were determined using the indentation procedure discussed above and the calculation procedure of the above-referenced Marshall and Evans publication. In particular, to determine bond sfrength, the sample was mounted with the coating surface facing up so that the coating surface was assessable by the indenter probe. To provide a stable, rigid support, the sample was bonded to a 1.25" diameter aluminum sample stub supplied with the Nano Indenter II using double-sided tape. The adhesion characteristics of the sample were then assessed by producing an array of indentations using a range of indentation loads. The array was selected to survey the coating response as a function of load and was carried out in more than a single general location to check for variability in coating response across the sample. Using standard nanoindentation protocols, the positions of the indentations were pre-selected using microscopic observation to identify appropriate regions of the surface for testing. In particular, the positions were selected to avoid regions of the surface which showed evidence of contamination or handling damage. The testing was conducted using a diamond indenter with the Berkovich geometry. The loading of the indenter was computer controlled using a programmed sequence of loading and unloading conditions. The sequence of conditions used was as follows: (1) approach segment (2) load segment (constant strain rate of 0.1 sec"1 to maximum load) (3) unload segment (unload rate = 90% of maximum loading rate) (4) hold segment (5) unload segment The peak load in step 2 was typically varied to attain peak loads of 8.5 mN, 37.6 mN, 165 mN, and 405 mN. For each region of interest on the sample, a minimum of 2 indentations were made for each load. Depending on the observed response, additional testing at intermediate loads was used to identify the critical load required to induce delamination or to determine the delamination versus load response. Following indentation, the test locations were inspected for evidence of coating delamination using low to high magnification Nomarski DIC (differential interference contrast) optical microscopy. When present, film delaminations around the indentation sight are typically identifiable from buckling or other surface irregularities. Nomarski DIC is particularly sensitive to this type of surface disturbance due to its high sensitivity to very small height changes (as small as a few Angsfroms). If delaminations had been present, their radii would have been measured and the model of the Marshall and Evans reference cited above would have been used to determine a critical interfacial fracture energy that represents a fundamental measure of the coating adhesion to the subsfrate. In the absence of delamination, as occurred for the SOI structures of the invention, a lower bound to the interfacial fracture energy was estimated by assuming some mimmum delamination region that is slightly larger (1 - 2 microns) than the size of the indentation itself. In determining interfacial fracture energy, it was assumed that there was no residual coating sfress in the samples tested (i.e., it was is assumed that the coating was sfress free) and that the indentation sfress field was thus the sole driving force for film delamination. For this case, the sfrain energy release rate was calculated using equation 12 from the Marshall and Evans reference: G = ( 1 -v2)tσi 2/2E (eqn. 12 from Marshall and Evans) where: σj = VjE/2πta (1-v) (eqn. 10 from Marshall and Evans) v = Poisson's ratio of the coating material t = coating thickness E = Young's modulus of the coating a = radius of the debonded region Vi = volume of the indentation (based on indent size and indenter shape) For the silicon-based films of the invention, the following values were used for v and E: v =0.25; E = 160 GPa 0.25. Vi for the Berkovich identer is an experimental variable and it is based on the identer used and thus was measured and varies for each test/data point, while the thickness of the silicon-based film (coating) was about 0.4 microns in all cases.
Initial experiments were performed with 7070 glass processed at 450°C with the silicon wafer at 400°C. The 7070 glass contains Li and K as the mobile alkali ions. In the bond energy test, the glass wafer failed before the bond with the Si film could be broken. Based on this result, a minimum in bond energy was estimated at 15-20 J/m2. For comparison, literature data shows the bond energy for a Si-SiO2 thermal bond created at 450°C is 1 J/m2. Thus, at an equivalent temperature, the SOI structures of the invention have a bond energy that is 15-20X higher than the thermal process. The experiment was repeated with EAGLE 2000™ glass with the glass wafer held at 575°C and the silicon wafer at 525°C. This glass does not contain any alkali ions, the mobile ions being alkaline-earth ions, specifically, Ca, Mg and Sr. The bond sfrength measurements were carried out as before, and again it was found that only a lower bound on the bond energy could be obtained because the glass wafer failed before the bond between the silicon film and glass wafer broke. The lower bound was again 15-20 J/m2 indicating that the inventive process produces very high quality and high sfrength bonds at low temperatures. These experiments, as well as corresponding experiments with the 7740 and 1737 glasses, are summarized in Table 3. In each case, the bond was very sfrong and the glass wafer broke before any delamination of the film from the glass was observed. The bond energy measured at the point of breakage is thus a lower bound on the bond energy. EXAMPLE 13 An SOI structure was prepared using CORNING INCORPORATED GLASS
COMPOSITION NO. 1737 and the procedures described above. A wafer of the 1737 glass (0.7mm thick) was washed and cleaned as described above. A boron-doped silicon wafer 500 microns thick was hydrogen ion implanted at room λ f, temperature at a dosage of 7x10 ions/cm and an implantation energy of 100 KeV. The wafer was then freated to reduce the hydrogen ion concenfration on the surface using the procedures of Example 1 IB, although any of Examples 1 IB through 1 ID or other freatment approaches for reducing surface hydrogen could have been used. The two wafers were then placed on a support, separated from each other by spacers. The assembly was loaded into the bonder, vacuum pulled on the system, and temperature increased (top silicon wafer was raised to 525°C and that of glass wafer to 575°C). The wafers were then brought in contact and voltage applied. After a 15 minute application of voltage, the voltage was removed, and the wafers cooled down. The wafers separated into two during cooling, i.e., into the glass wafer with a thin silicon film bonded thereto and the silicon mother wafer minus the thin film. A ToF-SIMS analysis in accordance with the procedures discussed above was performed on the SOI structure obtained in this way. The results are shown in Figure 10, where Figures 10A and 10B plot SLMS signal intensity data versus depth and Figure 10C shows the data converted to atomic percent. The barium depletion and pile-up regions are specifically marked in Figures 10A and IOC, and the overall alkaline-earth (AE) depletion region is marked in Figure 10B. The hybrid (silica) region at the interface between the silicon film and the glass subsfrate is also marked in Figures 10A and 10B. Beginning at a depth of about 0.6 microns, all of the curves have returned to their bulk glass values. As these figures show, a barrier (depletion) layer is formed between the silicon film and the glass which will allow the structure to be used in the manufacture of electronic components without concern for ion migration into the silicon film. To demonstrate the stability of the barrier layer, an SOI structure prepared as described above was heat freated at 595°C for 2 hours in vacuum and a TOF-SIMS analysis was performed on the heat treated structure. The analysis revealed that there was no movement of ions due to the heat treatment and the barrier layer was permanent. EXAMPLE 14 This example demonstrates how the formation of the depletion and pile-up regions depends on process conditions. CORNING INCORPORATED GLASS COMPOSITION NO. EAGLE 2000™ was used for these experiments. The SOI structures were formed using the procedures discussed above and included a hydrogen reduction prefreatment of the silicon wafer. The following process conditions were varied: (1) glass temperature, (2) applied voltage, and (3) bonding time. The silicon wafer was in all cases 50°C cooler than the glass wafer. The parameters determined were the thickness of the depletion region (barrier layer) and the identity of the ions which exhibited a clear pile-up region. The results are shown in Table 4. As can be seen therein, both time and temperature cutoffs appear to exist for the creation of a barrier layer and a pile-up region. Specifically, from this data it can be seen that the processing time needs to be above 2 minutes and the processing temperature needs to be above 350°C to obtain a barrier layer and a pile-up region for this glass. Although voltages less than 800 volts were not studied, it is believed that a cutoff will also exist for this process variable. Similar cutoffs will exist for other glasses, although the specific values are expected to be different from those found for the EAGLE 2000™ glass. EXAMPLE 15 This example illustrates the application of the invention to the production of thin film fransistors (TFTs) for display applications, including organic light-emitting diode (OLED) displays and liquid crystal displays (LCDs). TFTs are used in displays to control the switching of individual pixel elements. For optimum display performance, and also to enable integration of driver elecfronics, the TFT material should have fast carrier mobility with high uniformity. Current state-of-the-art processes rely on TFTs fabricated from amorphous or polycrystalline silicon (poly-Si) films. However the carrier mobility in devices made from these materials is one to five orders of magnitude lower than in bulk silicon, with a variability of up to ±30%. Bulk silicon represents the ideal material for fabricating TFTs, but prior to the present invention, no practical process has been developed capable of producing a substantially single crystal silicon film on display glass subsfrates. The prior art process for producing TFTs consists of a series of steps beginning with deposition of barrier layers of SiNx and SiO2 followed by amorphous silicon deposition and dehydrogenation of the film. After dehydrogenation, the silicon film is crystallized via laser or thermal crystallization to obtain a poly-Si film with electron field-effect mobility of around 100-350 cm /V-sec. From this film, the TFTs are built via a series of steps consisting of photolithography, followed by deposition of a gate oxide by PECVD, metal gate deposition, and more photolithography steps followed by a hydrogenation step to obtain good performance (by passivating defects between crystalline regions). See Applied Surface Science. 9602, 1-13 (2003) Figure 15 shows a typical TFT structure for use in an LCD constructed in accordance with the prior art process. In this figure, 60 represents the overall TFT, 61 represents the glass subsfrate, 62 represents metal contacts, 63 represents a metal gate, 64 represents an SiO2 gate insulator, 65 represents a poly-Si layer, and 66 and 61 represent the two barrier layers (SiO2 and SiNx, respectively) that need to be deposited before deposition of silicon. As discussed above, the present invention provides a practical method for obtaining substantially single crystal silicon on glass (SOG) structures. These structures are particularly well-suited for further processing to build TFTs. Since the SOG comprises a substantially single crystal silicon film, the process to build TFTs in accordance with the invention is different from the prior art process. In particular, the process represents a simplification over current processes. Table 5 sets forth the various steps of the prior art process which can be eliminated through the use of the present invention. In particular, for the TFT process of the present invention, the dehydrogenation and crystallization steps are not required since the semiconductor film is already in substantially single crystal form. As such, the film can have elecfron mobilities of over 600 cmV sec. The rehydrogenation step required in the prior art process is also not required. These simplifications in the TFT manufacturing process provide both capital cost and throughput advantages, as well as the inherent improvement in device performance. The resulting high performance TFTs produced in accordance with the invention allow for miniaturization of elecfronics, more uniform display performance, integration of driver circuits on the glass subsfrate, and subsequent significant power savings in the completed displays. The resulting high performance displays can be used in a variety of products, including, palm tops, cell phones, and the like. Further application for the SOG structures of the invention can be found in silicon-on-insulator (SOI) elecfronics. EXAMPLE 16 This example illustrates tiling of multiple first layers 15 on a single second layer 20 (see Figure 11). A boron doped silicon wafer (100 mm diameter) with resistivity of 1-10 ohm-cm was 1 f 9 hydrogen ion implanted at a dosage of 8 x 10 ions/cm and an energy of 100 KeV. An alumino-borosilicate glass wafer (specifically, a wafer composed of CORNING
INCORPORATED GLASS COMPOSITION NO. 7740) of 100 mm diameter was cleaned using a standard method for cleaning glass, namely, a detergent wash, a distilled- water rinse, a nitric acid freatment, and a final distilled- water rinse. The silicon wafer was scored into two pieces and broken. The pieces were then cleaned in distilled water, an ammonia and hydrogen peroxide solution, dried and then assembled on the glass wafer manually to minimize the gap between the two silicon pieces. The resulting assembly was then placed in the SUSS MICROTEC bonder. The bonder was evacuated and the assembly was heated to 450°C on the glass wafer end and 400°C on the silicon wafer end. The glass wafer was placed on the negative electrode and the silicon on the positive electrode. After the desired temperatures were achieved, a 10 psi pressure was applied to ensure good contact between the wafers. 750 volts were then applied to the center of the wafer for one minute to start the bonding process and then the voltage was removed. At this point, 500 volts were applied to the entire wafer and the assembly held under these conditions for 15 minutes. After 15 minutes, the electric potential was removed, and the assembly was cooled to room temperature. Both silicon pieces could be easily removed from the assembly leaving a thin film of silicon on the entire glass wafer. The distance between the films from the two silicon pieces was about 10 microns. The foregoing procedures were repeated except that the silicon wafer was broken into five pieces and then was assembled on the 100 mm glass wafer. All five pieces were found to have left a silicon film behind on the glass wafer at the end of the process. From the foregoing disclosure, including the foregoing examples, it can be readily seen that the present invention provides new and improved SOI structures and new and improved processes for producing such structures. Figure 16 is a schematic flow chart showing a preferred embodiment of the invention in which SOG structures, specifically, silicon-on-glass structures, are produced using various of the features of the invention. Among other things, this figure illusfrates hydrogen ion implantation, bonding through a combination of voltage and heat, separation through cooling, and reuse of the silicon wafer to reduce raw material costs. Although specific embodiments of the invention have been described and illustrated, it will be apparent to those skilled in the art that modifications and variations can be made without departing from the invention's spirit and scope. The following claims are thus intended to cover the specific embodiments set forth herein as well as such modifications, variations, and equivalents. TABLE1
Figure imgf000060_0001
Figure imgf000061_0001
TABLE 1 (continued)
Figure imgf000062_0001
TABLE 2
Figure imgf000063_0001
TABLE 3
Figure imgf000063_0002
^lass temperature; silicon wafer temperature was 50°C cooler. TABLE4
Figure imgf000064_0001
TABLE5
Figure imgf000065_0001

Claims

What is claimed is: 1. A method for producing a semiconductor-on-insulator structure comprising: (A) providing first and second subsfrates wherein: (1) the first subsfrate comprises a first external surface for bonding to the second subsfrate (the first bonding surface), a second external surface for applying force to the first subsfrate (the first force-applying surface), and an internal zone for separating the first subsfrate into a first part and a second part (the separation zone), wherein: (a) the first bonding surface, the first force-applying surface, and the separation zone are substantially parallel to one another; (b) the second part is between the separation zone and ihe first bonding surface; and (c) the first subsfrate comprises a substantially single-crystal semiconductor material; and (2) the second subsfrate comprises two external surfaces, one for bonding to the first subsfrate (the second bonding surface) and another for applying force to the second subsfrate (the second force-applying surface), wherein: (a) the second bonding surface and the second force-applying surface are substantially parallel to one another and are separated from one another by a distance D2; and (b) the second subsfrate comprises an oxide glass or an oxide glass- ceramic; (B) bringing the first and second bonding surfaces into contact; (C) for a period of time sufficient for the first and second subsfrates to bond to one another at the first and second bonding surfaces, simultaneously: (1) applying force to the first and second force-applying surfaces to press the first and second bonding surfaces together; (2) subjecting the first and second subsfrates to an electric field which is characterized by first and second voltages Vi and V2 at the first and second force-applying surfaces, respectively, said voltages being uniform at those surfaces with Vi being higher than V2 so that the electric field is directed from the first subsfrate to the second subsfrate; and (3) heating the first and second subsfrates, said heating being characterized by first and second temperatures Ti and T2 at the first and second force-applying surfaces, respectively, said temperatures being uniform at those surfaces and being selected so that upon cooling to a common temperature, the first and second subsfrates undergo differential confraction to thereby weaken the first subsfrate at the separation zone; and (D) cooling the bonded first and second substrates and separating the first and second parts at the separation zone; wherein the oxide glass or oxide glass-ceramic comprises positive ions which during step (C), move within the second subsfrate in a direction away from the second bonding surface and towards the second force-applying surface.
2. A method for producing a semiconductor-on-insulator structure comprising: (A) providing first and second subsfrates wherein: (1) the first subsfrate comprises a first external surface for bonding to the second subsfrate (the first bonding surface), a second external surface for applying force to the first subsfrate (the first force-applying surface), and an internal zone for separating the first subsfrate into a first part and a second part (the separation zone), wherein: (a) the first bonding surface, the first force-applying surface, and the separation zone are substantially parallel to one another; (b) the second part is between the separation zone and the first bonding surface; and (c) the first subsfrate comprises a substantially single-crystal semiconductor material; and (2) the second subsfrate comprises two external surfaces, one for bonding to the first subsfrate (the second bonding surface) and another for applying force to the second subsfrate (the second force-applying surface), wherein: (a) the second bonding surface and the second force-applying surface are substantially parallel to one another and are separated from one another by a distance D2; and (b) the second subsfrate comprises an oxide glass or an oxide glass- ceramic; (B) bringing the first and second bonding surfaces into contact; (C) for a period of time sufficient for the first and second subsfrates to bond to one another at the first and second bonding surfaces, simultaneously: (1) applying force to the first and second force-applying surfaces to press the first and second bonding surfaces together; (2) subjecting the first and second subsfrates to an electric field which is characterized by first and second voltages Vi and V at the first and second force-applying surfaces, respectively, said voltages being uniform at those surfaces with Vi being higher than V2 so that the electric field is directed from the first subsfrate to the second subsfrate; and (3) heating the first and second subsfrates, said heating being characterized by first and second temperatures Ti and T2 at the first and second force-applying surfaces, respectively, said temperatures being uniform at those surfaces and being selected so that upon cooling to a common temperature, the first and second subsfrates undergo differential confraction to thereby weaken the first subsfrate at the separation zone; and (D) cooling the bonded first and second subsfrates and separating the first and second parts at the separation zone; wherein the oxide glass or oxide glass-ceramic comprises (a) non-bridging oxygens and (b) positive ions which during step (C), move within the second substrate in a direction away from the second bonding surface and towards the second force-applying surface.
3. The method of Claim 1 or 2 wherein the oxide glass or oxide glass-ceramic of the second subsfrate has a 0-300°C coefficient of thermal expansion CTE and a 250°C resistivity p which satisfy the relationships: 5xlO"7/°C < CTE < 75xl0~7/°C, and p < 1016 Ω-cm.
4. The method of Claim 1 or 2 wherein during step (C), the first and second subsfrates, at least in part, bond to one another through the reaction of the semiconductor
5 material of the first substrate with oxygen originating from the second subsfrate. 5. The method of Claim 4 wherein the reaction of the semiconductor material of the first subsfrate with oxygen originating from the second subsfrate produces a region (the hybrid region) of enhanced oxygen concentration which begins at the first bonding surface and extends towards the separation zone.0
6. The method of Claim 5 where the hybrid region has a thickness δπ which satisfies the relationship: δπ ≤ 200 nanometers, where δn is the distance between the first bonding surface and a surface which 1) is within the second part, 2) is substantially parallel to the first bonding surface, and 3) is the surface5 farthest from the first bonding surface for which the following relationship is satisfied: Co(x) - Co/Ref ≥ 50 percent, 0 < x ≤ δH, where: Co(x) is the concentration of oxygen as a function of distance x from the first bonding surface, !0 Co/Ref is the concentration of oxygen at a reference surface which 1 ) is within the second part, 2) is substantially parallel to the first bonding surface, and 3) is separated from that bonding surface by a distance Ds/2, where Ds is the distance between the first bonding surface and the separation zone, and Co(x) and Co/Ref are in atomic percent. 5
7. The method of Claim 1 or 2 wherein the movement of the positive ions during step (C) forms a region which is depleted in positive ions (the positive ion depletion region) which begins at the second bonding surface and extends into the second subsfrate towards the second force-applying surface.
8. The method of Claim 7 wherein:
0 (i) the oxide glass or oxide glass-ceramic comprises one or more of the following positive ions: Li+1, Na+1, K+1, Cs+1, Mg+2, Ca+2, Sr+2, and or Ba+2 (the alkali/alkaline-earth ions); and (ii) the positive ion depletion region is depleted of one or more of said alkali/alkaline-earth ions.
9. The method of Claim 8 wherein: (i) each of the alkali/alkaline-earth ions which the oxide glass or oxide glass- ceramic contains has a reference concentration Cj/Ref at a reference surface which 1) is within the second substrate, 2) is substantially parallel to the second bonding surface, and 3) is spaced from that surface by a distance D2/2; and (ii) the positive ion depletion region has a thickness δϋ which satisfies the relationship: δϋ ≥ 10 nanometers, where δp is the distance between the second bonding surface and a surface which 1) is within the second subsfrate, 2) is substantially parallel to the second bonding surface, and 3) is the surface farthest from the second bonding surface for which the following relationship is satisfied for at least one of the alkali/alkaline-earth ions which the oxide glass or oxide glass- ceramic contains: Cj(x)/Cj/Ref < 0.5, 0 < x ≤ δD, where: Cj(x) is the concenfration of said at least one alkali/alkaline-earth ion as a function of distance x from the second bonding surface, and Cj(x) and Q/Ref are in atomic percent.
10. The method of Claim 9 wherein: δo ≥ 1000 nanometers.
11. The method of Claim 9 wherein the positive ion depletion region has a distal edge and the movement of the positive ions during step (C) forms a region in the vicinity of said distal edge (the pile-up region) in which the concenfration of at least one type of positive ion is enhanced relative to Cj/Ref for that ion.
12. The method of Claim 1 or 2 wherein the substantially single-crystal semiconductor material is a silicon-based material.
13. The method of Claim 1 or 2 wherein the substantially single-crystal semiconductor material comprises silicon and germanium.
14. The method of Claim 1 or 2 wherein the substantially single-crystal semiconductor material comprises silicon and carbon.
15. The method of Claim 1 or 2 wherein the separation zone is formed by hydrogen ion implantation.
16. The method of Claim 1 or 2 wherein the second part has a thickness Ds which satisfies the relationship: i Ds < 10 microns.
17. The method of Claim 1 or 2 wherein the second part has a thickness Ds which satisfies the relationship: 10 nanometers < Ds ≤ 500 nanometers.
18. The method of Claim 1 or 2 wherein step (C) is performed in an evacuated chamber.
19. The method of Claim 18 wherein the pressure in the chamber is less than or equal to one millibar.
20. The method of Claim 1 or 2 wherein step (C) is performed in an inert atmosphere.
21. The method of Claim 1 or 2 wherein step (C) is performed for a period of time which is less than or equal to 30 minutes.
22. The method of Claim 1 or 2 wherein in step (C)(1), the force per unit area P ' applied to the first and second force-applying surfaces satisfies the relationship: l psi ≤ P ≤ lOO psi.
23. The method of Claim 22 wherein: 1 psi < P < 50 psi.
24. The method of Claim 1 or 2 wherein Vi and V2 satisfy the relationship: 100 volts/cm < (Vi -V )/D < 40 kilovolts/cm, where D is the distance between the first and second force-applying surfaces during step (C).
25. The method of Claim 1 or 2 wherein the oxide glass' or oxide glass-ceramic's sfrain point Ts and Ti and T2 are in degrees centigrade and satisfy the relationships: (i) Ts - 350 ≤ Tι < Ts + 350; and (ii) Ts - 350 < T2 < Ts + 350.
26. The method of Claim 1 or 2 wherein: (i) 300°C < Ti < 800°C; and (ii) 300°C < T2 < 800°C.
27. The method of Claim 1 or 2 wherein: (i) 300°C < Tι < 1000°C; and (ii) 300°C < T2 < 1000°C.
28. The method of Claim 1 or 2 wherein T2 > Ti .
29. The method of Claim 28 wherein: 5°C < T2 - Ti < 150°C.
30. The method of Claim 1 or 2 wherein: CTEi - 20xlO~7/°C < CTE2 < CTEi + 20xlO~7/°C where CTEi is the 0°C coefficient of thermal expansion of the substantially single-crystal semiconductor material and CTE2 is the 0-300°C coefficient of thermal expansion of the oxide glass or oxide glass-ceramic.
31. The method of Claim 1 or 2 wherein the first and second force-applying surfaces are heated to Ti and T2, respectively, prior to step (B).
32. The method of Claim 1 or 2 wherein prior to step (A), recesses are formed in the first subsfrate, said recesses beginning at the first bonding surface and extending from that surface into the body of the first subsfrate so as to divide the first bonding surface into substantially isolated regions which can expand and confract relatively independently of one another.
33. The method of Claim 32 wherein the recesses have a depth greater than the thickness Ds of the second part.
34. The method of Claim 32 wherein the recesses are formed before the separation zone is formed.
35. The method of Claim 1 or 2 wherein the oxide glass or oxide glass-ceramic is transparent.
36. The method of Claim 1 or 2 wherein the oxide glass or oxide glass-ceramic is silica-based.
37. The method of Claim 1 or 2 wherein the oxide glass or oxide glass-ceramic comprises alkaline-earth ions and prior to step (A), at least the first bonding surface of the first subsfrate is freated to reduce its hydrogen concenfration.
38. The method of Claim 37 wherein the freatment is an oxygen plasma freatment.
39. The method of Claim 37 wherein the freatment causes the first bonding surface to be hydrophilic.
40. The method of Claim 39 wherein the treatment causes the first bonding surface to have a water drop contact angle which is less than or equal to 10°.
41. The method of Claim 1 or 2 wherein the second substrate has a thickness D2 which is greater than or equal to 1 micron.
42. The method of Claim 1 or 2 wherein the bond sfrength between the first and second bonding surfaces after step (D) is at least 8 joules/meter2.
43. The method of Claim 1 or 2 wherein the bond sfrength between the first and second bonding surfaces after step (D) is at least 10 joules/meter2.
44. The method of Claim 1 or 2 wherein the bond strength between the first and second bonding surfaces after step (D) is at least 15 joules/meter .
45. The method of Claim 1 or 2 wherein the sum of the concenfrations of lithium, sodium, and potassium ions in the oxide glass or oxide glass-ceramic on an oxide basis is less than 1.0 weight percent and the first subsfrate has a maximum dimension greater than 10 centimeters.
46. The method of Claim 45 wherein the sum of the concenfrations of lithium, sodium, and potassium ions in the oxide glass or oxide glass-ceramic on an oxide basis is less than 0.1 weight percent.
47. The method of Claim 1 or 2 comprising repeating steps (B) through (D) at least one additional time using at least one additional first substrate to form at least one additional second part bonded to the second subsfrate.
48. The method of Claim 47 wherein at least one of the second parts differs from at least one other of the second parts in at least one of thickness, surface area, or composition.
49. The method of Claim 47 wherein an edge of at least one of the second parts contacts an edge of at least one other of the second parts.
50. The method of Claim 47 wherein at least one of the second parts is spaced from at least one other of the second parts.
51. The method of Claim 47 wherein the second parts have surface areas Aj which satisfy the relationship:
∑4 > AT, N > 1, r=l where Ax = 750 centimeters if any of the second parts has a circular perimeter and AT = 500 centimeters2 if none of the second parts has a circular perimeter.
52. The method of Claim 1 or 2 wherein steps (A) through (D) are performed using at least two first subsfrates to provide at least two second parts bonded to the second substrate.
53. The method of Claim 52 wherein at least two of the first subsfrates have abutting machined edges.
54. The method of Claim 52 wherein said at least two first subsfrates are affixed to a conductive support.
55. The method of Claim 54 wherein after said at least two first subsfrates are affixed to a conductive support, at least one space between the first subsfrates is filled with a semiconductor material.
56. The method of Claim 54 wherein said at least two first substrates are hydrogen ion implanted after being affixed to the conductive support.
57. The method of Claim 52 wherein at least one of the second parts differs from at least one other of the second parts in at least one of thickness, surface area, or composition.
58. The method of Claim 52 wherein an edge of at least one of the second parts contacts an edge of at least one other of the second parts.
59. The method of Claim 52 wherein at least one of the second parts is spaced from at least one other of the second parts.
60. The method of Claim 52 wherein the second parts have surface areas Aj which satisfy the relationship:
∑4 > AT, N > 1, M where AT = 750 centimeters if any of the second parts has a circular perimeter and AT = 500 centimeters2 if none of the second parts has a circular perimeter.
61. The method of Claim 1 or 2 wherein the area of the second substrate is greater than 750 centimeters2.
62. The method of Claim 1 or 2 further comprising attaching an amorphous or polycrystalline semiconductor material to the second subsfrate.
63. The method of Claim 62 wherein the amorphous or polycrystalline semiconductor material is attached to the second subsfrate prior to step (A).
64. The method of Claim 62 wherein the amorphous or polycrystalline semiconductor material is attached to the second subsfrate after step (D).
65. The method of Claim 1 or 2 comprising the additional steps of producing a thin film transistor using the semiconductor-on-insulator structure produced by steps (A) through (D).
66. A semiconductor-on-insulator structure comprising first and second layers which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer comprises a substantially single-crystal semiconductor material; (b) the second layer comprises an oxide glass or an oxide glass-ceramic; and (c) the bond sfrength between the first and second layers is at least 8 joules/meter .
67. The sem (iconductor-on-insulator structure of Claim 66 wherein the bond strength between the first and second layers is at least 10 joules/meter .
68. The semiconductor-on-insulator structure of Claim 66 wherein the bond strength between the first and second layers is at least 15 joules/meter .
69. A semiconductor-on-insulator structure comprising first and second layers which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer: (i) comprises a substantially single-crystal semiconductor material; (ii) has first and second substantially parallel faces separated by a distance
Ds, the first face being closer to the second layer than the second face; (iii) has a reference surface which 1) is within the first layer, 2) is substantially parallel to the first face, and 3) is separated from that face by a distance Ds/2; and (iv) has a region of enhanced oxygen concenfration which begins at the first face and extends towards the second face, said region having a thickness δπ which satisfies the relationship: δπ ≤ 200 nanometers, where δπ is the distance between the first face and a surface which 1) is within the first layer, 2) is substantially parallel to the first face, and 3) is the surface farthest from the first face for which the following relationship is satisfied: C0(x) - Co/Ref ≥ 50 percent, 0 < x < δH, where: Co(x) is the concenfration of oxygen as a function of distance x from the first face, Co/Ref is the concenfration of oxygen at the reference surface, and Co(x) and Co/ ef are in atomic percent; and (b) the second layer comprises an oxide glass or an oxide glass-ceramic.
70. A semiconductor-on-insulator structure comprising first and second layers which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer comprises a substantially single-crystal semiconductor material, said layer having a surface farthest from the second layer which is an exfoliation surface; and (b) the second layer: (i) has first and second substantially parallel faces separated by a distance D2, the first face being closer to the first layer than the second face; (ii) has a reference surface which 1) is within the second layer, 2) is substantially parallel to the first face, and 3) is separated from that face by a distance D /2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concenfration Cj/ ef at the reference surface; and (iv) has a region which begins at the first face and extends towards the reference surface in which the concenfration of at least one type of positive ion is depleted relative to the reference concenfration Cj/Ref for that ion (the positive ion depletion region).
71. A semiconductor-on-insulator structure comprising first and second layers which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer comprises a substantially single-crystal semiconductor material, said layer having a thickness of less than 10 microns; and (b) the second layer: (i) has first and second substantially parallel faces separated by a distance D2, the first face being closer to the first layer than the second face; (ii) has a reference surface which 1) is within the second layer, 2) is substantially parallel to the first face, and 3) is separated from that face by a distance D2/2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concenfration Cj/Ref at the reference surface; and (iv) has a region which begins at the first face and extends towards the reference surface in which the concenfration of at least one type of positive ion is depleted relative to the reference concenfration Cj/Ref for that ion (the positive ion depletion region).
72. A semiconductor-on-insulator structure comprising first and second layers which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer (i) comprises a substantially single-crystal semiconductor material and (ii) has a maximum dimension greater than 10 centimeters; and (b) the second layer comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, wherein the sum of the concenfrations of lithium, sodium, and potassium ions in the oxide glass or oxide glass-ceramic on an oxide basis is less than 1.0 weight percent.
73. The semiconductor-on-insulator structure of Claim 72 wherein the sum of the concenfrations of lithium, sodium, and potassium ions in the oxide glass or oxide glass- ceramic on an oxide basis is less than 0.1 weight percent.
74. A semiconductor-on-insulator structure comprising first and second layers which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer comprises a substantially single-crystal semiconductor material; and (b) the second layer: (i) has first and second substantially parallel faces separated by a distance
D2, the first face being closer to the first layer than the second face; (ii) has a reference surface which 1) is within the second layer, 2) is substantially parallel to the first face, and 3) is separated from that face by a distance D2/2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concenfration Cj/Ref at the reference surface; (iv) has a region which begins at the first face and extends towards the reference surface in which the concenfration of at least one type of positive ion is depleted relative to the reference concenfration Q Ref for that ion (the positive ion depletion region), said region having a distal edge; and (v) has a region in the vicinity of said distal edge in which the concentration of at least one type of positive ion is enhanced relative to Cj/Ref for that ion (the pile-up region).
75. The semiconductor-on-insulator structure of Claim 74 wherein the at least one type of positive ion has a peak concenfration Cj/peak in the pile-up region which satisfies the relationship:
Figure imgf000078_0001
where Cj/peak and Cj/Ref are in atomic percent.
76. A semiconductor-on-insulator structure comprising first and second layers which are attached to one another either directly or through one or more intermediate layers with a bond sfrength of at least 8 joules/meter2, said first layer comprising a substantially single-crystal semiconductor material and said second layer comprising an oxide glass or an oxide glass-ceramic wherein at least a portion of the first layer proximal to the second layer comprises recesses which divide said portion into substantially isolated regions which can expand and confract relatively independently of one another.
77. The semiconductor-on-insulator structure of Claim 76 wherein the recesses extend through the entire thickness of the first layer.
78. The semiconductor-on-insulator structure of Claim 76 or 77 wherein the bond sfrength between the first and second layers is at least 10 joules/meter2.
79. The semiconductor-on-insulator structure of Claim 76 or 77 wherein the bond sfrength between the first and second layers is at least 15 joules/meter2.
80. The semiconductor-on-insulator structure of Claim 76 or 77 wherein the oxide glass or oxide glass-ceramic has a 0-300°C coefficient of thermal expansion which is greater than the 0°C coefficient of thermal expansion of the substantially single-crystal semiconductor material.
81. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, or
76 wherein the oxide glass or the oxide glass-ceramic of the second layer: (a) has a 0-300°C coefficient of thermal expansion CTE and a 250°C resistivity p which satisfy the relationships: 5xlO"7/°C < CTE < 75xlO"7/°C, and p ≤ 1016 Ω-cm; (b) has a strain point Ts of less than 1,000°C; and (c) comprises positive ions whose distribution within the oxide glass or oxide glass-ceramic can be altered by an electric field when the temperature T of the oxide glass or oxide glass-ceramic satisfies the relationship: Ts - 350 < T < Ts + 350, where Ts and T are in degrees centigrade.
82. The semiconductor-on-insulator structure of Claim 69, 70, 71, 72, or 74 wherein the bond strength between the first and second layers is at least 8 joules/meter2.
83. The semiconductor-on-insulator structure of Claim 70, 71, 72, 74, or 76 wherein the first layer: (i) has first and second substantially parallel faces separated by a distance
Ds, the first face of the first layer being closer to the second layer than the second face of the first layer; (ii) has a first layer reference surface which 1) is within the first layer, 2) is substantially parallel to the first face of the first layer, and 3) is separated from that face by a distance Ds/2; and (iii) has a region of enhanced oxygen concenfration which begins at the first face of the first layer and extends towards the second face of the first layer, said region having a thickness δπ which satisfies the relationship: δπ ≤ 200 nanometers, where δπ is the distance between the first face of the first layer and a surface which 1) is within the first layer, 2) is substantially parallel to the first face of the first layer, and 3) is the surface farthest from the first face of the first layer for which the following relationship is satisfied: Co(x) - Co Ref ≥ 50 percent, 0 < x < δπ, where: Co(x) is the concenfration of oxygen as a function of distance x from the first face of the first layer, Co/Ref is the concenfration of oxygen at the first layer reference surface, and Co(x) and Co/Ref are in atomic percent.
84. The semiconductor-on-insulator structure of Claim 71, 72, 74, or 76 wherein the first layer has a surface farthest from the second layer which is an exfoliation surface.
85. The semiconductor-on-insulator structure of Claim 72, 74, or 76 wherein the first layer has a thickness of less than 10 microns.
86. The semiconductor-on-insulator structure of Claim 74 or 76 wherein: (a) the first layer has a maximum dimension greater than 10 centimeters; and (b) the second layer comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, wherein the sum of the concenfrations of lithium, sodium, and potassium ions in the oxide glass or oxide glass-ceramic on an oxide basis is less than 1.0 weight percent.
87. The semiconductor-on-insulator structure of Claim 86 wherein the sum of the concentrations of lithium, sodium, and potassium ions in the oxide glass or oxide glass- ceramic on an oxide basis is less than 0.1 weight percent.
88. The semiconductor-on-insulator structure of Claim 76 wherein the second layer: (i) has first and second substantially parallel faces separated by a distance D2, the first face being closer to the first layer than the second face; (ii) has a reference surface which 1) is within the second layer, 2) is substantially parallel to the first face, and 3) is separated from that face by a distance D2/2; (iii) comprises an oxide glass or an oxide glass-ceramic which comprises positive ions of one or more types, each type of positive ion having a reference concenfration Cj/Ref at the reference surface; (iv) has a region which begins at the first face and extends towards the reference surface in which the concenfration of at least one type of positive ion is depleted relative to the reference concenfration Cj Ref for that ion (the positive ion depletion region), said region having a distal edge; and (v) has a region in the vicinity of said distal edge in which the concenfration of at least one type of positive ion is enhanced relative to Cj Ref for that ion (the pile-up region).
89. The semiconductor-on-insulator structure of Claim 70, 71, or 74 wherein: (i) the glass or glass-ceramic comprises one or more of the following positive ions: Li+1, Na+1, K+1, Cs+1, Mg+2, Ca+2, Sr+2, and/or Ba+2 (the alkali/alkaline-earth ions); and (ii) the positive ion depletion region is depleted of at least one of said alkali/alkaline-earth ions.
90. The semiconductor-on-insulator structure of Claim 89 wherein the positive ion depletion region has a thickness δo which satisfies the relationship: δo ≥ 10 nanometers, where δϋ is the distance between the first face of the second layer and a surface which 1) is within the second layer, 2) is substantially parallel to the first face of the second layer, and 3) is the surface farthest from the first face of the second layer for which the following relationship is satisfied for at least one of the alkali/alkaline-earth ions which the' glass or glass-ceramic contains: Q(x)/Q/Ref < 0.5, 0 < x ≤ δD, where: Q(x) is the concenfration of said at least one alkali/alkaline-earth ion as a function of distance x from the first face of the second layer, and Q(x) and Cj/Ref are in atomic percent.
91. The semiconductor-on-insulator structure of Claim 90 wherein: δ∑) ≥ 1000 nanometers.
92. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, or
76 wherein the first layer has a thickness Ds which satisfies the relationship: 10 nanometers < Ds ≤ 500 nanometers.
93. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, or 76 wherein the first and second layers are directly attached to one another.
94. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, or
76 wherein the second layer is transparent.
95. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, or 76 wherein the second layer has a thickness D2 which is greater than or equal to 1 micron.
96. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, or 76 further comprising an amorphous or polycrystalline semiconductor material attached to the second layer.
97. A semiconductor-on-insulator structure comprising a substantially single- crystal semiconductor material (material S) and an oxide glass or an oxide glass-ceramic which comprises positive ions (material G), wherem at least a part of the structure comprises in order: material S; material S with an enhanced oxygen content; material G with a reduced positive ion concenfration for at least one type of positive ion; material G with an enhanced positive ion concenfration for at least one type of positive ion; and material G.
98. The semiconductor-on-insulator structure of Claim 97 wherein the at least one type of positive ion comprises an alkali ion.
99. The semiconductor-on-insulator structure of Claim 97 wherein the at least one type of positive ion comprises an alkaline-earth ion.
100. The semiconductor-on-insulator structure of Claim 97 wherein the oxide glass or oxide glass-ceramic has a 0-300°C coefficient of thermal expansion CTE and a 250°C resistivity p which satisfy the relationships: 5xlO"7/°C < CTE < 75xlO"7/°C, and p < 1016 Ω-cm, said oxide glass or oxide glass-ceramic having a sfrain point of less than 1,000°C.
101. The semiconductor-on-insulator structure of Claim 97 wherein the surface of material S farthest from material G is an exfoliation surface.
102. The semiconductor-on-insulator structure of Claim 97 wherein the thickness of material S is less than 10 microns.
103. The semiconductor-on-insulator structure of Claim 97 wherein the bond strength between material S and material G is at least 8 joules/meter2.
104. The semiconductor-on-insulator structure of Claim 97 wherein the sum of the concenfrations of lithium, sodium, and potassium ions in material G is less than 1.0 weight percent and material S has a maximum dimension greater than 10 centimeters.
105. The semiconductor-on-insulator structure of Claim 104 wherein the sum of the concenfrations of lithium, sodium, and potassium ions in material G is less than 0.1 weight percent.
106. The semiconductor-on-insulator structure of Claim 97 wherein material G is transparent.
107. The semiconductor-on-insulator structure of Claim 97 further comprising an amorphous or polycrystalline semiconductor material attached to material G.
108. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, 76, or 97 wherein the substantially single-crystal semiconductor material is a silicon-based material.
109. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, 76, or 97 wherein the substantially single-crystal semiconductor material comprises silicon and germanium.
110. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, 76, or 97 wherein the substantially single-crystal semiconductor material comprises silicon and carbon.
111. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, 76, or 97 wherein: CTEi - 20xlO~7/°C < CTE2 < CTEi + 20xlO"7/°C where CTEi is the 0°C coefficient of thermal expansion of the substantially single-crystal semiconductor material and CTE2 is the 0-300°C coefficient of thermal expansion of the oxide glass or oxide glass-ceramic.
112. The semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, 76, or 97 wherein the oxide glass or oxide glass-ceramic is silica-based.
113. A silicon-on-insulator structure comprising first and second layers which are directly attached to one another, said first layer comprising a substantially single-crystal silicon material and said second layer comprising a glass or a glass-ceramic which comprises silica and one or more other oxides as network formers, said first layer comprising a region which contacts the second layer and comprises silicon oxide but does not comprise the one or more other oxides, said region having a thickness which is less than or equal to 200 nanometers.
114. The silicon-on-insulator structure of Claim 113 wherein at least one of the one or more other oxides which are network formers is selected from the group consisting of B203, Al2O3, and P2O5.
115. The silicon-on-insulator structure of Claim 113 wherein the substantially single-crystal silicon material comprises silicon and germanium.
116. The silicon-on-insulator structure of Claim 113 wherein the substantially single-crystal silicon material comprises silicon and carbon.
117. The silicon-on-insulator structure of Claim 113 wherein the second layer is transparent.
118. The silicon-on-insulator structure of Claim 113 wherein the second layer has a thickness D2 which is greater than or equal to 1 micron.
119. The silicon-on-insulator structure of Claim 113 wherein the bond sfrength between the first and second layers is at least 8 joules/meter2.
120. The semiconductor-on-insulator structure of Claim 113 wherein the first layer has a surface farthest from the second layer which is an exfoliation surface.
121. A semiconductor-on-insulator structure comprising first and second layers which are attached to one another either directly or through one or more intermediate layers, wherein: (a) the first layer comprises a plurality of regions each of which comprises a substantially single-crystal semiconductor material; (b) the second layer comprises an oxide glass or an oxide glass-ceramic; and (c) the regions have surface areas A; which satisfy the relationship: N ∑At > AT, N > 1, 2=1 where A = 750 centimeters2 if any of the regions has a circular perimeter and Ax = 500 centimeters if none of the regions has a circular perimeter.
122. The semiconductor-on-insulator structure of Claim 121 wherein an edge of at least one of the regions contacts an edge of at least one other of the regions.
123. The semiconductor-on-insulator structure of Claim 121 wherein at least one of the regions is spaced from at least one other of the regions.
124. The semiconductor-on-insulator structure of Claim 121 wherein at least one of the regions differs from at least one other of the regions in at least one of thickness, surface area, or composition.
125. The semiconductor-on-insulator structure of Claim 121 further comprising an amorphous or polycrystalline semiconductor material attached to the second layer.
126. The semiconductor-on-insulator structure of Claim 121 wherein the area of the second layer is greater than 750 centimeters .
127. A liquid crystal display comprising the semiconductor-on-insulator structure of Claim 66, 69, 70, 71, 72, 74, 76, 97 or 121.
128. A liquid crystal display comprising the silicon-on-insulator structure of Claim 113.
PCT/US2004/004746 2003-02-18 2004-02-17 Glass-based soi structures WO2005029576A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP04809284A EP1599901B1 (en) 2003-02-18 2004-02-17 Method of manufacturing glass-based soi structures
JP2006508760A JP5152819B2 (en) 2003-02-18 2004-02-17 Glass-based SOI structure
DE602004030223T DE602004030223D1 (en) 2003-02-18 2004-02-17 METHOD OF MANUFACTURING GLASS BASED SOI STRUCTURES
KR1020107024019A KR101103947B1 (en) 2003-02-18 2004-02-17 Glass-based SOI structures

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US44817603P 2003-02-18 2003-02-18
US60/448,176 2003-02-18

Publications (2)

Publication Number Publication Date
WO2005029576A2 true WO2005029576A2 (en) 2005-03-31
WO2005029576A3 WO2005029576A3 (en) 2005-08-25

Family

ID=34375175

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/004746 WO2005029576A2 (en) 2003-02-18 2004-02-17 Glass-based soi structures

Country Status (9)

Country Link
US (5) US7176528B2 (en)
EP (4) EP1599901B1 (en)
JP (3) JP5152819B2 (en)
KR (5) KR101030631B1 (en)
CN (1) CN100373586C (en)
DE (1) DE602004030223D1 (en)
SG (1) SG154331A1 (en)
TW (1) TWI323485B (en)
WO (1) WO2005029576A2 (en)

Cited By (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1782474A2 (en) * 2004-08-18 2007-05-09 Corning Incorporated High strain glass/glass-ceramic containing semiconductor-on-insulator structures
EP1782472A2 (en) * 2004-08-18 2007-05-09 Corning Incorporated Strained semiconductor-on-insulator structures and methods for making strained semiconductor-on-insulator structures
WO2007061563A1 (en) * 2005-11-22 2007-05-31 Corning Incorporated Large area semiconductor on glass insulator
EP1798765A3 (en) * 2005-12-19 2007-07-04 Corning Inc. Semiconductor on glass insulator made using improved ion implantation process
JP2007214478A (en) * 2006-02-13 2007-08-23 Shin Etsu Chem Co Ltd Method of manufacturing soi substrate
WO2007142852A2 (en) * 2006-05-31 2007-12-13 Corning Incorporated Producing soi structure using ion shower
EP1970942A1 (en) * 2005-12-20 2008-09-17 Shin-Etsu Chemical Co., Ltd. Soi substrate and method for manufacturing soi substrate
EP1983553A1 (en) * 2006-02-09 2008-10-22 Shin-Etsu Chemical Co., Ltd. Method for manufacturing soi substrate
WO2008130490A1 (en) * 2007-04-20 2008-10-30 Corning Incorporated Methods of fabricating glass-based substrates and apparatus employing same
WO2009001836A1 (en) * 2007-06-28 2008-12-31 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
JP2009506540A (en) * 2005-08-26 2009-02-12 コーニング インコーポレイテッド Semiconductor on glass insulator with a deposited barrier layer
JP2009528673A (en) * 2006-01-03 2009-08-06 コーニング インコーポレイテッド Germanium structure on glass and glass ceramic
JP2009534837A (en) * 2006-04-21 2009-09-24 コーニング インコーポレイテッド Semiconductor on glass insulator fabricated using an improved thinning process
JP2009539257A (en) * 2006-05-31 2009-11-12 コーニング インコーポレイテッド Semiconductor-on-insulator structure fabricated using irradiation annealing
JP2009539256A (en) * 2006-05-31 2009-11-12 コーニング インコーポレイテッド Creation of SOI structure using high purity ion shower
WO2010011842A2 (en) * 2008-07-24 2010-01-28 Amber Wave Systems Corporation Bonded intermediate substrate and method of making same
WO2010036356A1 (en) * 2008-09-26 2010-04-01 Corning Incorporated Glass-ceramic-based semiconductor-on-insulator structures and method for making the same
US7732301B1 (en) 2007-04-20 2010-06-08 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
EP2221853A1 (en) * 2009-02-19 2010-08-25 S.O.I. TEC Silicon Relaxation and transfer of strained material layers
EP2261954A1 (en) * 2008-04-01 2010-12-15 Shin-Etsu Chemical Co., Ltd. Method for producing soi substrate
WO2011067394A1 (en) * 2009-12-04 2011-06-09 S.O.I.Tec Silicon On Insulator Technologies Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure
US7960736B2 (en) 2007-03-30 2011-06-14 Corning Incorporated Glass-ceramic-based semiconductor-on-insulator structures and method for making the same
US8008175B1 (en) 2010-11-19 2011-08-30 Coring Incorporated Semiconductor structure made using improved simultaneous multiple ion implantation process
US8101498B2 (en) 2005-04-21 2012-01-24 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
US8196546B1 (en) 2010-11-19 2012-06-12 Corning Incorporated Semiconductor structure made using improved multiple ion implantation process
US8431451B2 (en) 2007-06-29 2013-04-30 Semicondutor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US8530998B2 (en) 2007-10-31 2013-09-10 Corning Incorporated Substrate compositions and methods for forming semiconductor on insulator devices
US8558195B2 (en) 2010-11-19 2013-10-15 Corning Incorporated Semiconductor structure made using improved pseudo-simultaneous multiple ion implantation process

Families Citing this family (356)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7057256B2 (en) 2001-05-25 2006-06-06 President & Fellows Of Harvard College Silicon-based visible and near-infrared optoelectric devices
US7442629B2 (en) 2004-09-24 2008-10-28 President & Fellows Of Harvard College Femtosecond laser-induced formation of submicrometer spikes on a semiconductor substrate
JP4407127B2 (en) * 2003-01-10 2010-02-03 信越半導体株式会社 Manufacturing method of SOI wafer
US7176528B2 (en) * 2003-02-18 2007-02-13 Corning Incorporated Glass-based SOI structures
US7399681B2 (en) * 2003-02-18 2008-07-15 Corning Incorporated Glass-based SOI structures
JP5101287B2 (en) * 2004-09-21 2012-12-19 ソイテック Transfer method with processing of surfaces to be joined
US7026226B1 (en) * 2004-11-02 2006-04-11 Toppoly Optoelectronics Corp. Method of hydrogenating a poly-silicon layer
US7416924B2 (en) * 2004-11-11 2008-08-26 Samsung Electronics Co., Ltd. Organic light emitting display with single crystalline silicon TFT and method of fabricating the same
JP4654458B2 (en) * 2004-12-24 2011-03-23 リコープリンティングシステムズ株式会社 Silicon member anodic bonding method, ink jet head manufacturing method using the same, ink jet head and ink jet recording apparatus using the same
US7470573B2 (en) * 2005-02-18 2008-12-30 Sharp Laboratories Of America, Inc. Method of making CMOS devices on strained silicon on glass
US7410883B2 (en) * 2005-04-13 2008-08-12 Corning Incorporated Glass-based semiconductor on insulator structures and methods of making same
US20060240275A1 (en) * 2005-04-25 2006-10-26 Gadkaree Kishor P Flexible display substrates
DE102005028395A1 (en) * 2005-06-20 2006-12-28 Vega Grieshaber Kg Component for e.g. pressure measuring device, has coating with micro-smooth upper surface, where coating is divided into two areas of different material concentration, and one area has anti-adhesive property
CA2614154C (en) * 2005-07-07 2014-01-14 Arkema Inc. Method of strengthening a brittle oxide substrate with a weatherable coating
US7674687B2 (en) 2005-07-27 2010-03-09 Silicon Genesis Corporation Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process
US7456057B2 (en) * 2005-12-31 2008-11-25 Corning Incorporated Germanium on glass and glass-ceramic structures
JP5041714B2 (en) * 2006-03-13 2012-10-03 信越化学工業株式会社 Microchip and SOI substrate for microchip manufacturing
US7863157B2 (en) 2006-03-17 2011-01-04 Silicon Genesis Corporation Method and structure for fabricating solar cells using a layer transfer process
JP2009532918A (en) 2006-04-05 2009-09-10 シリコン ジェネシス コーポレーション Manufacturing method and structure of solar cell using layer transfer process
US20070249098A1 (en) * 2006-04-21 2007-10-25 Raymond Charles Cady Bonding plate mechanism for use in anodic bonding
US20070246450A1 (en) * 2006-04-21 2007-10-25 Cady Raymond C High temperature anodic bonding apparatus
US20070264796A1 (en) * 2006-05-12 2007-11-15 Stocker Mark A Method for forming a semiconductor on insulator structure
US20070277874A1 (en) * 2006-05-31 2007-12-06 David Francis Dawson-Elli Thin film photovoltaic structure
US20070277875A1 (en) * 2006-05-31 2007-12-06 Kishor Purushottam Gadkaree Thin film photovoltaic structure
WO2007142865A2 (en) * 2006-05-31 2007-12-13 Corning Incorporated Thin film photovoltaic structure and fabrication
MY145034A (en) * 2006-07-13 2011-12-15 Konica Minolta Opto Inc Method for fabricating a glass substrate, method for fabricating a magnetic disk, and magnetic disk
US8153513B2 (en) 2006-07-25 2012-04-10 Silicon Genesis Corporation Method and system for continuous large-area scanning implantation process
US20080057678A1 (en) * 2006-08-31 2008-03-06 Kishor Purushottam Gadkaree Semiconductor on glass insulator made using improved hydrogen reduction process
US9362439B2 (en) * 2008-05-07 2016-06-07 Silicon Genesis Corporation Layer transfer of films utilizing controlled shear region
US20080070340A1 (en) * 2006-09-14 2008-03-20 Nicholas Francis Borrelli Image sensor using thin-film SOI
JP2008112848A (en) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd Process for manufacturing single crystal silicon solar cell and single crystal silicon solar cell
JP2008112840A (en) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd Single crystal silicon solar cell and process for manufacturing same
JP2008112847A (en) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd Process for manufacturing single crystal silicon solar cell and single crystal silicon solar cell
JP2008112843A (en) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd Process for manufacturing singly crystal silicon solar cell and single crystal silicon solar cell
US20080128641A1 (en) * 2006-11-08 2008-06-05 Silicon Genesis Corporation Apparatus and method for introducing particles using a radio frequency quadrupole linear accelerator for semiconductor materials
JP5044195B2 (en) * 2006-11-10 2012-10-10 信越化学工業株式会社 Manufacturing method of SOQ substrate
US20080110489A1 (en) * 2006-11-14 2008-05-15 Fareed Sepehry-Fard Very High Efficiency Multi-Junction Solar Spectrum Integrator Cells, and the Corresponding System and Method
JP5090716B2 (en) * 2006-11-24 2012-12-05 信越化学工業株式会社 Method for producing single crystal silicon solar cell
JP5469461B2 (en) * 2006-11-30 2014-04-16 コーニング インコーポレイテッド Precision polishing of the surface of the workpiece
JP2008153411A (en) * 2006-12-18 2008-07-03 Shin Etsu Chem Co Ltd Manufacturing method of soi substrate
KR100844272B1 (en) * 2007-02-09 2008-07-07 연세대학교 산학협력단 Method for attaching single crystalline silicon layer to supporting substrate
JP5166745B2 (en) * 2007-03-07 2013-03-21 信越化学工業株式会社 Method for producing single crystal silicon solar cell
EP1975998A3 (en) * 2007-03-26 2013-12-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a plurality of island-shaped SOI structures
WO2008123116A1 (en) * 2007-03-26 2008-10-16 Semiconductor Energy Laboratory Co., Ltd. Soi substrate and method for manufacturing soi substrate
US7846817B2 (en) * 2007-03-26 2010-12-07 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
WO2008123117A1 (en) * 2007-03-26 2008-10-16 Semiconductor Energy Laboratory Co., Ltd. Soi substrate and method for manufacturing soi substrate
CN101281912B (en) 2007-04-03 2013-01-23 株式会社半导体能源研究所 Soi substrate and manufacturing method thereof, and semiconductor device
JP5048380B2 (en) * 2007-04-09 2012-10-17 信越化学工業株式会社 Method for producing single crystal silicon solar cell
SG178762A1 (en) * 2007-04-13 2012-03-29 Semiconductor Energy Lab Display device, method for manufacturing display device, and soi substrate
US8513678B2 (en) * 2007-05-18 2013-08-20 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device
JP5507063B2 (en) * 2007-07-09 2014-05-28 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
TWI469252B (en) * 2007-07-20 2015-01-11 Tien Hsi Lee Method for producing a thin film
US20090032873A1 (en) * 2007-07-30 2009-02-05 Jeffrey Scott Cites Ultra thin single crystalline semiconductor TFT and process for making same
US7795114B2 (en) * 2007-08-10 2010-09-14 Semiconductor Energy Laboratory Co., Ltd. Manufacturing methods of SOI substrate and semiconductor device
US20090061593A1 (en) * 2007-08-28 2009-03-05 Kishor Purushottam Gadkaree Semiconductor Wafer Re-Use in an Exfoliation Process Using Heat Treatment
US8217498B2 (en) * 2007-10-18 2012-07-10 Corning Incorporated Gallium nitride semiconductor device on SOI and process for making same
JP2009105315A (en) * 2007-10-25 2009-05-14 Shin Etsu Chem Co Ltd Method of manufacturing semiconductor substrate
JP2009135448A (en) * 2007-11-01 2009-06-18 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor substrate, and method for manufacturing semiconductor device
CN101842910B (en) * 2007-11-01 2013-03-27 株式会社半导体能源研究所 Method for manufacturing photoelectric conversion device
JP5688203B2 (en) * 2007-11-01 2015-03-25 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor substrate
US7842583B2 (en) * 2007-12-27 2010-11-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device
GB0725380D0 (en) * 2007-12-31 2008-02-06 Southside Thermal Sciences Sts Monitoring thermal history of components
US7927092B2 (en) * 2007-12-31 2011-04-19 Corning Incorporated Apparatus for forming a slurry polishing pad
JP5503876B2 (en) * 2008-01-24 2014-05-28 株式会社半導体エネルギー研究所 Manufacturing method of semiconductor substrate
US20090195511A1 (en) * 2008-02-04 2009-08-06 Jeffrey Scott Cites Touch sensitive display employing an SOI substrate and integrated sensing circuitry
US8481845B2 (en) * 2008-02-05 2013-07-09 Gtat Corporation Method to form a photovoltaic cell comprising a thin lamina
FR2929447B1 (en) * 2008-03-28 2010-05-28 Commissariat Energie Atomique METHOD FOR MAKING A CONSTRAINED LAYER
JP2011524270A (en) * 2008-05-30 2011-09-01 コーニング インコーポレイテッド Photovoltaic glass laminated article and layered article
US9782949B2 (en) 2008-05-30 2017-10-10 Corning Incorporated Glass laminated articles and layered articles
WO2009145882A1 (en) * 2008-05-30 2009-12-03 Corning Incorporated Thin film transistor having a common channel and selectable doping configuration
JP5386856B2 (en) * 2008-06-03 2014-01-15 株式会社Ｓｕｍｃｏ Manufacturing method of bonded wafer
US8763682B2 (en) * 2008-06-20 2014-07-01 Orbital Technologies Corporation Condensing heat exchanger with hydrophilic antimicrobial coating
US8088672B2 (en) * 2008-06-20 2012-01-03 Tien-Hsi Lee Producing a transferred layer by implanting ions through a sacrificial layer and an etching stop layer
JP5700617B2 (en) 2008-07-08 2015-04-15 株式会社半導体エネルギー研究所 Method for manufacturing SOI substrate
US20100022070A1 (en) * 2008-07-22 2010-01-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
FR2935536B1 (en) * 2008-09-02 2010-09-24 Soitec Silicon On Insulator PROGRESSIVE DETOURING METHOD
JP5555995B2 (en) * 2008-09-12 2014-07-23 株式会社Ｓｕｍｃｏ Method for manufacturing bonded silicon wafer
US20100081251A1 (en) * 2008-09-29 2010-04-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
US8741740B2 (en) * 2008-10-02 2014-06-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8871610B2 (en) * 2008-10-02 2014-10-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8443863B2 (en) * 2008-10-23 2013-05-21 Corning Incorporated High temperature sheet handling system and methods
US7816225B2 (en) * 2008-10-30 2010-10-19 Corning Incorporated Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
TWI430338B (en) 2008-10-30 2014-03-11 Corning Inc Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
US8003491B2 (en) * 2008-10-30 2011-08-23 Corning Incorporated Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
US9257328B2 (en) * 2008-11-26 2016-02-09 Corning Incorporated Glass-ceramic-based semiconductor-on-insulator structures and method for making the same
US8151852B2 (en) 2009-06-30 2012-04-10 Twin Creeks Technologies, Inc. Bonding apparatus and method
EP2200077B1 (en) * 2008-12-22 2012-12-05 Soitec Method for bonding two substrates
US8528886B2 (en) * 2009-02-02 2013-09-10 Corning Incorporated Material sheet handling system and processing methods
US20100216295A1 (en) * 2009-02-24 2010-08-26 Alex Usenko Semiconductor on insulator made using improved defect healing process
US20100213466A1 (en) * 2009-02-26 2010-08-26 Hirschman Karl D Photosensors including semiconductor-on-insulator structure
US20100244108A1 (en) * 2009-03-31 2010-09-30 Glenn Eric Kohnke Cmos image sensor on a semiconductor-on-insulator substrate and process for making same
JP5593107B2 (en) * 2009-04-02 2014-09-17 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
KR101127574B1 (en) 2009-04-06 2012-03-23 삼성모바일디스플레이주식회사 Manufacturing methods of active matrix substrate and organic light emitting display device
KR101058105B1 (en) * 2009-04-06 2011-08-24 삼성모바일디스플레이주식회사 Method for manufacturing active matrix substrate and method for manufacturing organic light emitting display device
WO2010127320A2 (en) * 2009-04-30 2010-11-04 Arizona Board of Regents, a body corporate acting for and on behalf of Arizona State University Methods for wafer bonding, and for nucleating bonding nanophases
TW201119019A (en) * 2009-04-30 2011-06-01 Corning Inc CMOS image sensor on stacked semiconductor-on-insulator substrate and process for making same
JP4979732B2 (en) * 2009-05-01 2012-07-18 信越化学工業株式会社 Manufacturing method of bonded wafer
US8115932B2 (en) 2009-05-28 2012-02-14 Corning Incorporated Methods and apparatus for measuring ion implant dose
US8674468B2 (en) * 2009-05-29 2014-03-18 Carestream Health, Inc. Imaging array with dual height semiconductor and method of making same
US8129810B2 (en) 2009-06-19 2012-03-06 Carestream Health, Inc. Continuous large area imaging and display arrays using readout arrays fabricated in silicon-on-glass substrates
US7948017B2 (en) * 2009-06-19 2011-05-24 Carestream Health, Inc. Digital radiography imager with buried interconnect layer in silicon-on-glass and method of fabricating same
US20110016975A1 (en) * 2009-07-24 2011-01-27 Gregory Scott Glaesemann Method and Apparatus For Measuring In-Situ Characteristics Of Material Exfoliation
US7968358B2 (en) * 2009-07-29 2011-06-28 Carestream Health, Inc. Digital radiographic flat-panel imaging array with dual height semiconductor and method of making same
US8062956B2 (en) * 2009-08-26 2011-11-22 Corning Incorporated Semiconductor on insulator and methods of forming same using temperature gradient in an anodic bonding process
US10157909B2 (en) 2009-10-12 2018-12-18 Monolithic 3D Inc. 3D semiconductor device and structure
US10366970B2 (en) 2009-10-12 2019-07-30 Monolithic 3D Inc. 3D semiconductor device and structure
US11018133B2 (en) 2009-10-12 2021-05-25 Monolithic 3D Inc. 3D integrated circuit
US10043781B2 (en) 2009-10-12 2018-08-07 Monolithic 3D Inc. 3D semiconductor device and structure
US10388863B2 (en) 2009-10-12 2019-08-20 Monolithic 3D Inc. 3D memory device and structure
US10910364B2 (en) 2009-10-12 2021-02-02 Monolitaic 3D Inc. 3D semiconductor device
US10354995B2 (en) 2009-10-12 2019-07-16 Monolithic 3D Inc. Semiconductor memory device and structure
US11374118B2 (en) 2009-10-12 2022-06-28 Monolithic 3D Inc. Method to form a 3D integrated circuit
US8377825B2 (en) * 2009-10-30 2013-02-19 Corning Incorporated Semiconductor wafer re-use using chemical mechanical polishing
US8148266B2 (en) * 2009-11-30 2012-04-03 Corning Incorporated Method and apparatus for conformable polishing
US8524035B2 (en) 2009-11-30 2013-09-03 Corning Incorporated Method and apparatus for conformable polishing
US8562849B2 (en) * 2009-11-30 2013-10-22 Corning Incorporated Methods and apparatus for edge chamfering of semiconductor wafers using chemical mechanical polishing
JP5705873B2 (en) * 2009-12-23 2015-04-22 スス マイクロテク リソグラフィー，ゲーエムベーハー Automatic heat slide peeling device
US20110207306A1 (en) 2010-02-22 2011-08-25 Sarko Cherekdjian Semiconductor structure made using improved ion implantation process
US8330245B2 (en) * 2010-02-25 2012-12-11 Memc Electronic Materials, Inc. Semiconductor wafers with reduced roll-off and bonded and unbonded SOI structures produced from same
US9161448B2 (en) 2010-03-29 2015-10-13 Semprius, Inc. Laser assisted transfer welding process
US8692198B2 (en) 2010-04-21 2014-04-08 Sionyx, Inc. Photosensitive imaging devices and associated methods
US20120146172A1 (en) 2010-06-18 2012-06-14 Sionyx, Inc. High Speed Photosensitive Devices and Associated Methods
FR2961630B1 (en) 2010-06-22 2013-03-29 Soitec Silicon On Insulator Technologies APPARATUS FOR MANUFACTURING SEMICONDUCTOR DEVICES
US8357974B2 (en) * 2010-06-30 2013-01-22 Corning Incorporated Semiconductor on glass substrate with stiffening layer and process of making the same
KR20130029110A (en) 2010-06-30 2013-03-21 코닝 인코포레이티드 Method for finishing silicon on insulator substrates
WO2012000821A1 (en) 2010-06-30 2012-01-05 S.O.I.Tec Silicon On Insulator Technologies Method for reducing irregularities at the surface of a layer transferred from a source substrate to a glass-based support substrate
US8557679B2 (en) 2010-06-30 2013-10-15 Corning Incorporated Oxygen plasma conversion process for preparing a surface for bonding
US8334161B2 (en) * 2010-07-02 2012-12-18 Sunpower Corporation Method of fabricating a solar cell with a tunnel dielectric layer
US10217667B2 (en) 2011-06-28 2019-02-26 Monolithic 3D Inc. 3D semiconductor device, fabrication method and system
US8338266B2 (en) 2010-08-11 2012-12-25 Soitec Method for molecular adhesion bonding at low pressure
US8405036B2 (en) 2010-08-24 2013-03-26 Carestream Health, Inc. Digital radiography imager with buried interconnect layer in silicon-on-glass and method of fabricating same
FR2964193A1 (en) 2010-08-24 2012-03-02 Soitec Silicon On Insulator METHOD FOR MEASURING ADHESION ENERGY, AND ASSOCIATED SUBSTRATES
KR20120020526A (en) * 2010-08-30 2012-03-08 삼성전자주식회사 Substrate have buried conductive layer and formation method thereof, and fabricating method of semiconductor device using the same
EP2431736A1 (en) * 2010-09-17 2012-03-21 Siemens Aktiengesellschaft Method for testing the functioning of a thermal imaging assembly designed for thermal imaging procedures, test component therefor and method for producing same
US11482440B2 (en) 2010-12-16 2022-10-25 Monolithic 3D Inc. 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits
US10497713B2 (en) 2010-11-18 2019-12-03 Monolithic 3D Inc. 3D semiconductor memory device and structure
US10290682B2 (en) 2010-10-11 2019-05-14 Monolithic 3D Inc. 3D IC semiconductor device and structure with stacked memory
US11315980B1 (en) 2010-10-11 2022-04-26 Monolithic 3D Inc. 3D semiconductor device and structure with transistors
US10896931B1 (en) 2010-10-11 2021-01-19 Monolithic 3D Inc. 3D semiconductor device and structure
US11158674B2 (en) 2010-10-11 2021-10-26 Monolithic 3D Inc. Method to produce a 3D semiconductor device and structure
US11469271B2 (en) 2010-10-11 2022-10-11 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11600667B1 (en) 2010-10-11 2023-03-07 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11018191B1 (en) 2010-10-11 2021-05-25 Monolithic 3D Inc. 3D semiconductor device and structure
US11257867B1 (en) 2010-10-11 2022-02-22 Monolithic 3D Inc. 3D semiconductor device and structure with oxide bonds
US11227897B2 (en) 2010-10-11 2022-01-18 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11024673B1 (en) 2010-10-11 2021-06-01 Monolithic 3D Inc. 3D semiconductor device and structure
FR2965974B1 (en) 2010-10-12 2013-11-29 Soitec Silicon On Insulator PROCESS FOR MOLECULAR BONDING OF SILICON AND GLASS SUBSTRATES
US10679977B2 (en) 2010-10-13 2020-06-09 Monolithic 3D Inc. 3D microdisplay device and structure
US11869915B2 (en) 2010-10-13 2024-01-09 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US10943934B2 (en) 2010-10-13 2021-03-09 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11163112B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US10978501B1 (en) 2010-10-13 2021-04-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US11404466B2 (en) 2010-10-13 2022-08-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11855114B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11063071B1 (en) 2010-10-13 2021-07-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US10998374B1 (en) 2010-10-13 2021-05-04 Monolithic 3D Inc. Multilevel semiconductor device and structure
US10833108B2 (en) 2010-10-13 2020-11-10 Monolithic 3D Inc. 3D microdisplay device and structure
US11133344B2 (en) 2010-10-13 2021-09-28 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11605663B2 (en) 2010-10-13 2023-03-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11437368B2 (en) 2010-10-13 2022-09-06 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11164898B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11694922B2 (en) 2010-10-13 2023-07-04 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11855100B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11327227B2 (en) 2010-10-13 2022-05-10 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11043523B1 (en) 2010-10-13 2021-06-22 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US9941319B2 (en) * 2010-10-13 2018-04-10 Monolithic 3D Inc. Semiconductor and optoelectronic methods and devices
US11929372B2 (en) 2010-10-13 2024-03-12 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11569117B2 (en) 2010-11-18 2023-01-31 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11521888B2 (en) 2010-11-18 2022-12-06 Monolithic 3D Inc. 3D semiconductor device and structure with high-k metal gate transistors
US11901210B2 (en) 2010-11-18 2024-02-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11482438B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11610802B2 (en) 2010-11-18 2023-03-21 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes
US11121021B2 (en) 2010-11-18 2021-09-14 Monolithic 3D Inc. 3D semiconductor device and structure
US11804396B2 (en) 2010-11-18 2023-10-31 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11615977B2 (en) 2010-11-18 2023-03-28 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11443971B2 (en) 2010-11-18 2022-09-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11031275B2 (en) 2010-11-18 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11923230B1 (en) 2010-11-18 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11482439B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors
US11211279B2 (en) 2010-11-18 2021-12-28 Monolithic 3D Inc. Method for processing a 3D integrated circuit and structure
US11495484B2 (en) 2010-11-18 2022-11-08 Monolithic 3D Inc. 3D semiconductor devices and structures with at least two single-crystal layers
US11004719B1 (en) 2010-11-18 2021-05-11 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11107721B2 (en) 2010-11-18 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure with NAND logic
US11355380B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. Methods for producing 3D semiconductor memory device and structure utilizing alignment marks
US11854857B1 (en) 2010-11-18 2023-12-26 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11862503B2 (en) 2010-11-18 2024-01-02 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11784082B2 (en) 2010-11-18 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11164770B1 (en) 2010-11-18 2021-11-02 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11094576B1 (en) 2010-11-18 2021-08-17 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11355381B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11018042B1 (en) 2010-11-18 2021-05-25 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11508605B2 (en) 2010-11-18 2022-11-22 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11735462B2 (en) 2010-11-18 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US9899329B2 (en) 2010-11-23 2018-02-20 X-Celeprint Limited Interconnection structures and methods for transfer-printed integrated circuit elements with improved interconnection alignment tolerance
US20120133943A1 (en) 2010-11-29 2012-05-31 Norman Henry Fontaine Systems And Methods For Multi-Wavelength SPR Biosensing With Reduced Chromatic Aberration
US20120145308A1 (en) 2010-12-08 2012-06-14 Jiangwei Feng Methods for anodic bonding material layers to one another and resultant apparatus
FR2969664B1 (en) * 2010-12-22 2013-06-14 Soitec Silicon On Insulator METHOD FOR CLEAVING A SUBSTRATE
US8101451B1 (en) * 2010-12-29 2012-01-24 Twin Creeks Technologies, Inc. Method to form a device including an annealed lamina and having amorphous silicon on opposing faces
JP2012156495A (en) 2011-01-07 2012-08-16 Semiconductor Energy Lab Co Ltd Manufacturing method of soi substrate
US8934259B2 (en) 2011-06-08 2015-01-13 Semprius, Inc. Substrates with transferable chiplets
US9496308B2 (en) 2011-06-09 2016-11-15 Sionyx, Llc Process module for increasing the response of backside illuminated photosensitive imagers and associated methods
US8802534B2 (en) 2011-06-14 2014-08-12 Semiconductor Energy Laboratory Co., Ltd. Method for forming SOI substrate and apparatus for forming the same
US10388568B2 (en) 2011-06-28 2019-08-20 Monolithic 3D Inc. 3D semiconductor device and system
CN103946867A (en) 2011-07-13 2014-07-23 西奥尼克斯公司 Biometric imaging devices and associated methods
RU2469433C1 (en) * 2011-07-13 2012-12-10 Юрий Георгиевич Шретер Method for laser separation of epitaxial film or layer of epitaxial film from growth substrate of epitaxial semiconductor structure (versions)
US8678644B2 (en) * 2011-08-16 2014-03-25 General Electric Company Hot gas path measurement
US9412727B2 (en) 2011-09-20 2016-08-09 Semprius, Inc. Printing transferable components using microstructured elastomeric surfaces with pressure modulated reversible adhesion
JP5738145B2 (en) * 2011-10-03 2015-06-17 信越化学工業株式会社 Manufacturing method of SOI wafer
CN102380490B (en) * 2011-10-20 2016-03-09 高佳太阳能股份有限公司 The cleaning method of mono-crystalline silicon side skin
WO2013066977A1 (en) * 2011-10-31 2013-05-10 Arizona Board Of Regents, A Body Corporate Of The State Of Arizona, Acting For And On Behalf Of Arizona State University Methods for wafer bonding and for nucleating bonding nanophases using wet and steam pressurization
WO2013082246A1 (en) * 2011-11-30 2013-06-06 Corning Incorporated Controlling alkali in cigs thin films via glass and application of voltage
FR2985601B1 (en) * 2012-01-06 2016-06-03 Soitec Silicon On Insulator METHOD FOR MANUFACTURING SUBSTRATE AND SEMICONDUCTOR STRUCTURE
KR102055933B1 (en) * 2012-01-12 2019-12-13 신에쓰 가가꾸 고교 가부시끼가이샤 Thermally oxidized heterogeneous composite substrate and method for manufacturing same
US9359251B2 (en) 2012-02-29 2016-06-07 Corning Incorporated Ion exchanged glasses via non-error function compressive stress profiles
US8907871B2 (en) 2012-03-15 2014-12-09 Corning Incorporated Touch screen assemblies for electronic devices
US11616004B1 (en) 2012-04-09 2023-03-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11476181B1 (en) 2012-04-09 2022-10-18 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11735501B1 (en) 2012-04-09 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11164811B2 (en) 2012-04-09 2021-11-02 Monolithic 3D Inc. 3D semiconductor device with isolation layers and oxide-to-oxide bonding
US10600888B2 (en) 2012-04-09 2020-03-24 Monolithic 3D Inc. 3D semiconductor device
US11694944B1 (en) 2012-04-09 2023-07-04 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11594473B2 (en) 2012-04-09 2023-02-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11088050B2 (en) 2012-04-09 2021-08-10 Monolithic 3D Inc. 3D semiconductor device with isolation layers
US11881443B2 (en) 2012-04-09 2024-01-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11410912B2 (en) 2012-04-09 2022-08-09 Monolithic 3D Inc. 3D semiconductor device with vias and isolation layers
JP5664592B2 (en) * 2012-04-26 2015-02-04 信越半導体株式会社 Manufacturing method of bonded wafer
FR2990054B1 (en) * 2012-04-27 2014-05-02 Commissariat Energie Atomique METHOD FOR BONDING IN A GAS ATMOSPHERE HAVING A NEGATIVE JOULE-THOMSON COEFFICIENT
WO2014052476A2 (en) * 2012-09-25 2014-04-03 Arizona Board Of Regents, A Body Corporate Of The State Of Arizona, Acting For And On... Methods for wafer bonding, and for nucleating bonding nanophases
US11018116B2 (en) 2012-12-22 2021-05-25 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11309292B2 (en) 2012-12-22 2022-04-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11217565B2 (en) 2012-12-22 2022-01-04 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11916045B2 (en) 2012-12-22 2024-02-27 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11063024B1 (en) 2012-12-22 2021-07-13 Monlithic 3D Inc. Method to form a 3D semiconductor device and structure
US11784169B2 (en) 2012-12-22 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
JP6149428B2 (en) * 2012-12-28 2017-06-21 住友電気工業株式会社 Composite substrate, semiconductor wafer manufacturing method using composite substrate, and support substrate for composite substrate
US10115663B2 (en) 2012-12-29 2018-10-30 Monolithic 3D Inc. 3D semiconductor device and structure
US10892169B2 (en) 2012-12-29 2021-01-12 Monolithic 3D Inc. 3D semiconductor device and structure
US11430668B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11004694B1 (en) 2012-12-29 2021-05-11 Monolithic 3D Inc. 3D semiconductor device and structure
US11430667B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11177140B2 (en) 2012-12-29 2021-11-16 Monolithic 3D Inc. 3D semiconductor device and structure
US10600657B2 (en) 2012-12-29 2020-03-24 Monolithic 3D Inc 3D semiconductor device and structure
US10903089B1 (en) 2012-12-29 2021-01-26 Monolithic 3D Inc. 3D semiconductor device and structure
US11087995B1 (en) 2012-12-29 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US10651054B2 (en) 2012-12-29 2020-05-12 Monolithic 3D Inc. 3D semiconductor device and structure
US9147803B2 (en) 2013-01-02 2015-09-29 Micron Technology, Inc. Engineered substrates having epitaxial formation structures with enhanced shear strength and associated systems and methods
US10325651B2 (en) 2013-03-11 2019-06-18 Monolithic 3D Inc. 3D semiconductor device with stacked memory
US11869965B2 (en) 2013-03-11 2024-01-09 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11935949B1 (en) 2013-03-11 2024-03-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US8902663B1 (en) 2013-03-11 2014-12-02 Monolithic 3D Inc. Method of maintaining a memory state
US10840239B2 (en) 2014-08-26 2020-11-17 Monolithic 3D Inc. 3D semiconductor device and structure
US11923374B2 (en) 2013-03-12 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11398569B2 (en) 2013-03-12 2022-07-26 Monolithic 3D Inc. 3D semiconductor device and structure
US11088130B2 (en) 2014-01-28 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US10224279B2 (en) 2013-03-15 2019-03-05 Monolithic 3D Inc. Semiconductor device and structure
US9721832B2 (en) 2013-03-15 2017-08-01 Kulite Semiconductor Products, Inc. Methods of fabricating silicon-on-insulator (SOI) semiconductor devices using blanket fusion bonding
US11487928B2 (en) 2013-04-15 2022-11-01 Monolithic 3D Inc. Automation for monolithic 3D devices
US11720736B2 (en) 2013-04-15 2023-08-08 Monolithic 3D Inc. Automation methods for 3D integrated circuits and devices
US11030371B2 (en) 2013-04-15 2021-06-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11574109B1 (en) 2013-04-15 2023-02-07 Monolithic 3D Inc Automation methods for 3D integrated circuits and devices
US9021414B1 (en) 2013-04-15 2015-04-28 Monolithic 3D Inc. Automation for monolithic 3D devices
US11341309B1 (en) 2013-04-15 2022-05-24 Monolithic 3D Inc. Automation for monolithic 3D devices
US11270055B1 (en) 2013-04-15 2022-03-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US9209345B2 (en) 2013-06-29 2015-12-08 Sionyx, Inc. Shallow trench textured regions and associated methods
US11079309B2 (en) 2013-07-26 2021-08-03 Corning Incorporated Strengthened glass articles having improved survivability
US11407066B2 (en) * 2014-01-15 2022-08-09 Siltectra Gmbh Splitting of a solid using conversion of material
US11031394B1 (en) 2014-01-28 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure
US10297586B2 (en) 2015-03-09 2019-05-21 Monolithic 3D Inc. Methods for processing a 3D semiconductor device
US11107808B1 (en) 2014-01-28 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure
US10118858B2 (en) 2014-02-24 2018-11-06 Corning Incorporated Strengthened glass with deep depth of compression
US9520537B2 (en) 2014-06-18 2016-12-13 X-Celeprint Limited Micro assembled LED displays and lighting elements
TWI773291B (en) 2014-06-19 2022-08-01 美商康寧公司 Glasses having non-frangible stress profiles
WO2016012409A2 (en) 2014-07-20 2016-01-28 X-Celeprint Limited Apparatus and methods for micro-transfer printing
US10768128B2 (en) * 2014-07-22 2020-09-08 The Boeing Company Systems and methods of monitoring a thermal protection system
JP6472014B2 (en) * 2014-08-28 2019-02-20 国立研究開発法人物質・材料研究機構 Time-of-flight secondary ion mass spectrometer internal current voltage application measurement mechanism
US9799719B2 (en) 2014-09-25 2017-10-24 X-Celeprint Limited Active-matrix touchscreen
US9991163B2 (en) 2014-09-25 2018-06-05 X-Celeprint Limited Small-aperture-ratio display with electrical component
TW202304828A (en) 2014-10-08 2023-02-01 美商康寧公司 Glasses and glass ceramics including a metal oxide concentration gradient
US10150698B2 (en) 2014-10-31 2018-12-11 Corning Incorporated Strengthened glass with ultra deep depth of compression
EP4011843A3 (en) 2014-11-04 2022-06-29 Corning Incorporated Deep non-frangible stress profiles and methods of making
US11056468B1 (en) 2015-04-19 2021-07-06 Monolithic 3D Inc. 3D semiconductor device and structure
US11011507B1 (en) 2015-04-19 2021-05-18 Monolithic 3D Inc. 3D semiconductor device and structure
US10381328B2 (en) 2015-04-19 2019-08-13 Monolithic 3D Inc. Semiconductor device and structure
US10825779B2 (en) 2015-04-19 2020-11-03 Monolithic 3D Inc. 3D semiconductor device and structure
US10472271B2 (en) 2015-05-19 2019-11-12 Corning Incorporated Glass with modified surface layer
WO2016190303A1 (en) 2015-05-28 2016-12-01 旭硝子株式会社 Glass substrate and laminated substrate
US9871345B2 (en) 2015-06-09 2018-01-16 X-Celeprint Limited Crystalline color-conversion device
US11061276B2 (en) 2015-06-18 2021-07-13 X Display Company Technology Limited Laser array display
US10133426B2 (en) 2015-06-18 2018-11-20 X-Celeprint Limited Display with micro-LED front light
US9704821B2 (en) 2015-08-11 2017-07-11 X-Celeprint Limited Stamp with structured posts
US11613103B2 (en) 2015-07-21 2023-03-28 Corning Incorporated Glass articles exhibiting improved fracture performance
US10579106B2 (en) 2015-07-21 2020-03-03 Corning Incorporated Glass articles exhibiting improved fracture performance
FR3039701B1 (en) * 2015-07-30 2018-07-06 Universite Pierre Et Marie Curie (Paris 6) ELECTROSTATIC DOPING OF A LAYER OF A CONDUCTIVE OR NON-CONDUCTIVE MATERIAL
US10468363B2 (en) 2015-08-10 2019-11-05 X-Celeprint Limited Chiplets with connection posts
US11956952B2 (en) 2015-08-23 2024-04-09 Monolithic 3D Inc. Semiconductor memory device and structure
US10380930B2 (en) 2015-08-24 2019-08-13 X-Celeprint Limited Heterogeneous light emitter display system
CN115942752A (en) 2015-09-21 2023-04-07 莫诺利特斯3D有限公司 3D semiconductor device and structure
US10230048B2 (en) 2015-09-29 2019-03-12 X-Celeprint Limited OLEDs for micro transfer printing
US10522225B1 (en) 2015-10-02 2019-12-31 Monolithic 3D Inc. Semiconductor device with non-volatile memory
US11296115B1 (en) 2015-10-24 2022-04-05 Monolithic 3D Inc. 3D semiconductor device and structure
US10847540B2 (en) 2015-10-24 2020-11-24 Monolithic 3D Inc. 3D semiconductor memory device and structure
US10418369B2 (en) 2015-10-24 2019-09-17 Monolithic 3D Inc. Multi-level semiconductor memory device and structure
US11114464B2 (en) 2015-10-24 2021-09-07 Monolithic 3D Inc. 3D semiconductor device and structure
US11114427B2 (en) 2015-11-07 2021-09-07 Monolithic 3D Inc. 3D semiconductor processor and memory device and structure
US11937422B2 (en) 2015-11-07 2024-03-19 Monolithic 3D Inc. Semiconductor memory device and structure
US10066819B2 (en) 2015-12-09 2018-09-04 X-Celeprint Limited Micro-light-emitting diode backlight system
TWI697463B (en) 2015-12-11 2020-07-01 美商康寧公司 Fusion-formable glass-based articles including a metal oxide concentration gradient
US9786646B2 (en) 2015-12-23 2017-10-10 X-Celeprint Limited Matrix addressed device repair
US9818637B2 (en) 2015-12-29 2017-11-14 Globalfoundries Inc. Device layer transfer with a preserved handle wafer section
TWI681508B (en) 2016-02-25 2020-01-01 愛爾蘭商艾克斯瑟樂普林特有限公司 Efficiently micro-transfer printing micro-scale devices onto large-format substrates
US10193025B2 (en) 2016-02-29 2019-01-29 X-Celeprint Limited Inorganic LED pixel structure
US10153256B2 (en) 2016-03-03 2018-12-11 X-Celeprint Limited Micro-transfer printable electronic component
US10153257B2 (en) 2016-03-03 2018-12-11 X-Celeprint Limited Micro-printed display
US10103069B2 (en) 2016-04-01 2018-10-16 X-Celeprint Limited Pressure-activated electrical interconnection by micro-transfer printing
US10008483B2 (en) 2016-04-05 2018-06-26 X-Celeprint Limited Micro-transfer printed LED and color filter structure
US10199546B2 (en) 2016-04-05 2019-02-05 X-Celeprint Limited Color-filter device
TWI750807B (en) 2016-04-08 2021-12-21 美商康寧公司 Glass-based articles including a metal oxide concentration gradient
US9997501B2 (en) 2016-06-01 2018-06-12 X-Celeprint Limited Micro-transfer-printed light-emitting diode device
US11137641B2 (en) 2016-06-10 2021-10-05 X Display Company Technology Limited LED structure with polarized light emission
US20180033609A1 (en) * 2016-07-28 2018-02-01 QMAT, Inc. Removal of non-cleaved/non-transferred material from donor substrate
US10222698B2 (en) 2016-07-28 2019-03-05 X-Celeprint Limited Chiplets with wicking posts
US11064609B2 (en) 2016-08-04 2021-07-13 X Display Company Technology Limited Printable 3D electronic structure
US10163771B2 (en) * 2016-08-08 2018-12-25 Qualcomm Incorporated Interposer device including at least one transistor and at least one through-substrate via
US9980341B2 (en) 2016-09-22 2018-05-22 X-Celeprint Limited Multi-LED components
US11251149B2 (en) 2016-10-10 2022-02-15 Monolithic 3D Inc. 3D memory device and structure
US11329059B1 (en) 2016-10-10 2022-05-10 Monolithic 3D Inc. 3D memory devices and structures with thinned single crystal substrates
US11869591B2 (en) 2016-10-10 2024-01-09 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11812620B2 (en) 2016-10-10 2023-11-07 Monolithic 3D Inc. 3D DRAM memory devices and structures with control circuits
US11930648B1 (en) 2016-10-10 2024-03-12 Monolithic 3D Inc. 3D memory devices and structures with metal layers
US11711928B2 (en) 2016-10-10 2023-07-25 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US10782002B2 (en) 2016-10-28 2020-09-22 X Display Company Technology Limited LED optical components
US10347168B2 (en) 2016-11-10 2019-07-09 X-Celeprint Limited Spatially dithered high-resolution
US10600671B2 (en) 2016-11-15 2020-03-24 X-Celeprint Limited Micro-transfer-printable flip-chip structures and methods
US10395966B2 (en) 2016-11-15 2019-08-27 X-Celeprint Limited Micro-transfer-printable flip-chip structures and methods
US10224231B2 (en) 2016-11-15 2019-03-05 X-Celeprint Limited Micro-transfer-printable flip-chip structures and methods
US10438859B2 (en) 2016-12-19 2019-10-08 X-Celeprint Limited Transfer printed device repair
US10396137B2 (en) 2017-03-10 2019-08-27 X-Celeprint Limited Testing transfer-print micro-devices on wafer
US11024608B2 (en) 2017-03-28 2021-06-01 X Display Company Technology Limited Structures and methods for electrical connection of micro-devices and substrates
DE102017205268A1 (en) * 2017-03-29 2018-10-04 Robert Bosch Gmbh Method for manufacturing a crystal body unit for a sensor device, method for producing a sensor device, system and method for detecting a measured variable and sensor device
US10468397B2 (en) 2017-05-05 2019-11-05 X-Celeprint Limited Matrix addressed tiles and arrays
CA3067260A1 (en) * 2017-06-20 2018-12-27 General Fusion Inc. Vacuum compatible electrical insulator
JP6541727B2 (en) * 2017-07-24 2019-07-10 カルソニックカンセイ株式会社 Bonding method
US10917942B2 (en) * 2017-07-31 2021-02-09 Samsung Electronics Co., Ltd. Structure, planar heater including the same, heating device including the planar heater, and method of preparing the structure
CN111542503A (en) * 2017-12-21 2020-08-14 肖特玻璃科技(苏州)有限公司 Bondable glass and low autofluorescence articles and methods of making same
CN108962815B (en) * 2018-07-17 2020-09-25 北京工业大学 Preparation method of SOI material
KR102205956B1 (en) * 2018-08-01 2021-01-21 인하공업전문대학산학협력단 Method for manufacturing glass substrate-metallic substrate assembly for fabricating flexible elements
US11483937B2 (en) 2018-12-28 2022-10-25 X Display Company Technology Limited Methods of making printed structures
US10748793B1 (en) 2019-02-13 2020-08-18 X Display Company Technology Limited Printing component arrays with different orientations
US11158652B1 (en) 2019-04-08 2021-10-26 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11296106B2 (en) 2019-04-08 2022-04-05 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US10892016B1 (en) 2019-04-08 2021-01-12 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11763864B2 (en) 2019-04-08 2023-09-19 Monolithic 3D Inc. 3D memory semiconductor devices and structures with bit-line pillars
US11018156B2 (en) 2019-04-08 2021-05-25 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11062936B1 (en) 2019-12-19 2021-07-13 X Display Company Technology Limited Transfer stamps with multiple separate pedestals
US11387178B2 (en) 2020-03-06 2022-07-12 X-Celeprint Limited Printable 3D electronic components and structures
CN114975096B (en) * 2022-03-31 2023-04-07 北京清芯昇能半导体有限公司 Bonding material and preparation method thereof, and semiconductor device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6150239A (en) * 1997-05-31 2000-11-21 Max Planck Society Method for the transfer of thin layers monocrystalline material onto a desirable substrate
DE10042590A1 (en) * 1999-09-02 2001-05-03 Asahi Techno Glass Corp Glass for anode joining and for manufacture of semiconductor sensor, contains preset amount of lithium oxide and is devoid of sodium oxide
US20020033189A1 (en) * 2000-09-18 2002-03-21 Chris Macris Heat dissipating silicon-on-insulator structures

Family Cites Families (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US33189A (en) * 1861-09-03 Improvement in bee-hives
US4294602A (en) 1979-08-09 1981-10-13 The Boeing Company Electro-optically assisted bonding
US4737756A (en) * 1987-01-08 1988-04-12 Imo Delaval Incorporated Electrostatically bonded pressure transducers for corrosive fluids
US5343064A (en) * 1988-03-18 1994-08-30 Spangler Leland J Fully integrated single-crystal silicon-on-insulator process, sensors and circuits
JP2561735B2 (en) * 1989-09-13 1996-12-11 シャープ株式会社 Liquid crystal display manufacturing method
GB9020908D0 (en) * 1990-09-26 1990-11-07 Nat Res Dev Field-assisted bonding
US5395788A (en) * 1991-03-15 1995-03-07 Shin Etsu Handotai Co., Ltd. Method of producing semiconductor substrate
US5442205A (en) 1991-04-24 1995-08-15 At&T Corp. Semiconductor heterostructure devices with strained semiconductor layers
JP3144830B2 (en) * 1991-06-28 2001-03-12 ホーヤ株式会社 Crystallized glass
FR2681472B1 (en) 1991-09-18 1993-10-29 Commissariat Energie Atomique PROCESS FOR PRODUCING THIN FILMS OF SEMICONDUCTOR MATERIAL.
EP0539741B1 (en) 1991-09-30 2003-01-15 Canon Kabushiki Kaisha Anodic bonding process with light irradiation
JP3367977B2 (en) * 1991-09-30 2003-01-20 キヤノン株式会社 Anodic bonding method, apparatus and product using light irradiation
US5273827A (en) 1992-01-21 1993-12-28 Corning Incorporated Composite article and method
JP3192000B2 (en) * 1992-08-25 2001-07-23 キヤノン株式会社 Semiconductor substrate and manufacturing method thereof
US5395481A (en) * 1993-10-18 1995-03-07 Regents Of The University Of California Method for forming silicon on a glass substrate
JP2674496B2 (en) * 1993-12-28 1997-11-12 日本電気株式会社 Transparent insulating substrate and thin film transistor
JP3153710B2 (en) * 1994-01-21 2001-04-09 ホーヤ株式会社 Glass for silicon pedestal and silicon substrate type sensor
FR2715501B1 (en) 1994-01-26 1996-04-05 Commissariat Energie Atomique Method for depositing semiconductor wafers on a support.
JP3352340B2 (en) 1995-10-06 2002-12-03 キヤノン株式会社 Semiconductor substrate and method of manufacturing the same
JPH0888154A (en) * 1994-09-20 1996-04-02 Toyota Central Res & Dev Lab Inc Anode-junction device
JP3109968B2 (en) * 1994-12-12 2000-11-20 キヤノン株式会社 Method for manufacturing active matrix circuit board and method for manufacturing liquid crystal display device using the circuit board
JPH09101218A (en) * 1995-10-05 1997-04-15 Denso Corp Manufacture of semiconductor sensor
JP3250721B2 (en) * 1995-12-12 2002-01-28 キヤノン株式会社 Method for manufacturing SOI substrate
JPH09331049A (en) * 1996-04-08 1997-12-22 Canon Inc Pasted soi substrate and its production
EP0843366B1 (en) * 1996-05-28 2006-03-29 Matsushita Electric Works, Ltd. Method for manufacturing thermoelectric module
CA2232796C (en) 1997-03-26 2002-01-22 Canon Kabushiki Kaisha Thin film forming process
US6251754B1 (en) 1997-05-09 2001-06-26 Denso Corporation Semiconductor substrate manufacturing method
US5994207A (en) 1997-05-12 1999-11-30 Silicon Genesis Corporation Controlled cleavage process using pressurized fluid
US5980349A (en) * 1997-05-14 1999-11-09 Micron Technology, Inc. Anodically-bonded elements for flat panel displays
US6107653A (en) 1997-06-24 2000-08-22 Massachusetts Institute Of Technology Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization
JPH1145862A (en) * 1997-07-24 1999-02-16 Denso Corp Manufacture of semiconductor substrate
US6823693B1 (en) * 1998-03-06 2004-11-30 Micron Technology, Inc. Anodic bonding
JPH11307747A (en) 1998-04-17 1999-11-05 Nec Corp Soi substrate and production thereof
JP3456521B2 (en) * 1998-05-12 2003-10-14 三菱住友シリコン株式会社 Method for manufacturing SOI substrate
US5909627A (en) 1998-05-18 1999-06-01 Philips Electronics North America Corporation Process for production of thin layers of semiconductor material
KR100318467B1 (en) * 1998-06-30 2002-02-19 박종섭 A method of fabricating bonding type SOI wafer
US6093623A (en) 1998-08-04 2000-07-25 Micron Technology, Inc. Methods for making silicon-on-insulator structures
JP4476390B2 (en) 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6416578B1 (en) * 1999-10-08 2002-07-09 Hoya Corporation Silicon carbide film and method for manufacturing the same
CN1160268C (en) 1998-11-30 2004-08-04 康宁股份有限公司 Glasses for flat panel displays
US6275277B1 (en) * 1999-05-17 2001-08-14 Colorado Microdisplay, Inc. Micro liquid crystal displays having a circular cover glass and a viewing area free of spacers
US6323108B1 (en) 1999-07-27 2001-11-27 The United States Of America As Represented By The Secretary Of The Navy Fabrication ultra-thin bonded semiconductor layers
JP4649027B2 (en) * 1999-09-28 2011-03-09 株式会社東芝 Ceramic circuit board
US6250239B1 (en) 2000-01-25 2001-06-26 Lisa R. Christ Embroidered fabric support and method
TW452866B (en) * 2000-02-25 2001-09-01 Lee Tien Hsi Manufacturing method of thin film on a substrate
US6413135B1 (en) * 2000-02-29 2002-07-02 Micron Technology, Inc. Spacer fabrication for flat panel displays
JP2001307970A (en) * 2000-04-26 2001-11-02 Matsushita Electric Works Ltd Method of jointing substrates
US6573126B2 (en) 2000-08-16 2003-06-03 Massachusetts Institute Of Technology Process for producing semiconductor article using graded epitaxial growth
US6475326B2 (en) * 2000-12-13 2002-11-05 Applied Materials, Inc. Anodic bonding of a stack of conductive and glass layers
US6593641B1 (en) 2001-03-02 2003-07-15 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
JP4480939B2 (en) * 2001-03-14 2010-06-16 フラウンホファー ゲセルシャフトツール フェールデルンク ダー アンゲヴァンテン フォルシュンク エー．ファオ． Method for structuring a flat substrate made of a glass-based material
JP4582679B2 (en) * 2001-04-24 2010-11-17 Ａｇｃテクノグラス株式会社 Crystallized glass for anodic bonding
JP2003017667A (en) * 2001-06-29 2003-01-17 Canon Inc Method and device for separating member
US6610582B1 (en) * 2002-03-26 2003-08-26 Northrop Grumman Corporation Field-assisted fusion bonding
US20040020173A1 (en) * 2002-07-30 2004-02-05 Cho Steven T. Low temperature anodic bonding method using focused energy for assembly of micromachined systems
US7176528B2 (en) * 2003-02-18 2007-02-13 Corning Incorporated Glass-based SOI structures

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6150239A (en) * 1997-05-31 2000-11-21 Max Planck Society Method for the transfer of thin layers monocrystalline material onto a desirable substrate
DE10042590A1 (en) * 1999-09-02 2001-05-03 Asahi Techno Glass Corp Glass for anode joining and for manufacture of semiconductor sensor, contains preset amount of lithium oxide and is devoid of sodium oxide
US20020033189A1 (en) * 2000-09-18 2002-03-21 Chris Macris Heat dissipating silicon-on-insulator structures

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
LEE T-H ET AL: "Semiconductor layer transfer by anodic wafer bonding" SOI CONFERENCE, 1997. PROCEEDINGS., 1997 IEEE INTERNATIONAL FISH CAMP, CA, USA 6-9 OCT. 1997, NEW YORK, NY, USA,IEEE, US, 6 October 1997 (1997-10-06), pages 40-41, XP010256194 ISBN: 0-7803-3938-X *

Cited By (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1782474B1 (en) * 2004-08-18 2013-11-27 Corning Incorporated High strain glass/glass-ceramic containing semiconductor-on-insulator structures
EP1782472A4 (en) * 2004-08-18 2009-08-12 Corning Inc Strained semiconductor-on-insulator structures and methods for making strained semiconductor-on-insulator structures
EP1782474A2 (en) * 2004-08-18 2007-05-09 Corning Incorporated High strain glass/glass-ceramic containing semiconductor-on-insulator structures
EP1782472A2 (en) * 2004-08-18 2007-05-09 Corning Incorporated Strained semiconductor-on-insulator structures and methods for making strained semiconductor-on-insulator structures
US8101498B2 (en) 2005-04-21 2012-01-24 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
KR101291956B1 (en) 2005-08-26 2013-08-09 코닝 인코포레이티드 Semiconductor on glass insulator with deposited barrier layer
JP2009506540A (en) * 2005-08-26 2009-02-12 コーニング インコーポレイテッド Semiconductor on glass insulator with a deposited barrier layer
WO2007061563A1 (en) * 2005-11-22 2007-05-31 Corning Incorporated Large area semiconductor on glass insulator
US7456080B2 (en) 2005-12-19 2008-11-25 Corning Incorporated Semiconductor on glass insulator made using improved ion implantation process
JP2007184581A (en) * 2005-12-19 2007-07-19 Corning Inc Semiconductor on glass insulator prepared by using improved ion implatation process
EP1798765A3 (en) * 2005-12-19 2007-07-04 Corning Inc. Semiconductor on glass insulator made using improved ion implantation process
EP1970942A1 (en) * 2005-12-20 2008-09-17 Shin-Etsu Chemical Co., Ltd. Soi substrate and method for manufacturing soi substrate
EP1970942A4 (en) * 2005-12-20 2009-12-23 Shinetsu Chemical Co Soi substrate and method for manufacturing soi substrate
US7892934B2 (en) 2005-12-20 2011-02-22 Shin-Etsu Chemical Co., Ltd. SOI substrate and method for manufacturing SOI substrate
JP2009528673A (en) * 2006-01-03 2009-08-06 コーニング インコーポレイテッド Germanium structure on glass and glass ceramic
US7977209B2 (en) 2006-02-09 2011-07-12 Shin-Etsu Chemical Co., Ltd. Method for manufacturing SOI substrate
EP1983553A1 (en) * 2006-02-09 2008-10-22 Shin-Etsu Chemical Co., Ltd. Method for manufacturing soi substrate
EP1983553A4 (en) * 2006-02-09 2010-12-22 Shinetsu Chemical Co Method for manufacturing soi substrate
JP2007214478A (en) * 2006-02-13 2007-08-23 Shin Etsu Chem Co Ltd Method of manufacturing soi substrate
WO2007094230A1 (en) * 2006-02-13 2007-08-23 Shin-Etsu Chemical Co., Ltd. Method for manufacturing soi substrate
JP2009534837A (en) * 2006-04-21 2009-09-24 コーニング インコーポレイテッド Semiconductor on glass insulator fabricated using an improved thinning process
WO2007142852A3 (en) * 2006-05-31 2008-03-27 Corning Inc Producing soi structure using ion shower
JP2009539256A (en) * 2006-05-31 2009-11-12 コーニング インコーポレイテッド Creation of SOI structure using high purity ion shower
KR101441702B1 (en) 2006-05-31 2014-09-17 코닝 인코포레이티드 Producing soi structure using high-purity ion shower
WO2007142852A2 (en) * 2006-05-31 2007-12-13 Corning Incorporated Producing soi structure using ion shower
JP2009539257A (en) * 2006-05-31 2009-11-12 コーニング インコーポレイテッド Semiconductor-on-insulator structure fabricated using irradiation annealing
TWI470743B (en) * 2007-03-30 2015-01-21 Corning Inc Glass-ceramic-based semiconductor-on-insulator structures and method for making the same
US7960736B2 (en) 2007-03-30 2011-06-14 Corning Incorporated Glass-ceramic-based semiconductor-on-insulator structures and method for making the same
US7732301B1 (en) 2007-04-20 2010-06-08 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
WO2008130490A1 (en) * 2007-04-20 2008-10-30 Corning Incorporated Methods of fabricating glass-based substrates and apparatus employing same
US7619283B2 (en) 2007-04-20 2009-11-17 Corning Incorporated Methods of fabricating glass-based substrates and apparatus employing same
US8283238B2 (en) 2007-06-28 2012-10-09 Semiconductor Energy Laboratory Co., Ltd. Layer transfer process for semiconductor device
WO2009001836A1 (en) * 2007-06-28 2008-12-31 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US8431451B2 (en) 2007-06-29 2013-04-30 Semicondutor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US8530998B2 (en) 2007-10-31 2013-09-10 Corning Incorporated Substrate compositions and methods for forming semiconductor on insulator devices
EP2261954A1 (en) * 2008-04-01 2010-12-15 Shin-Etsu Chemical Co., Ltd. Method for producing soi substrate
EP2261954A4 (en) * 2008-04-01 2011-06-22 Shinetsu Chemical Co Method for producing soi substrate
US8420503B2 (en) 2008-04-01 2013-04-16 Shin—Etsu Chemical Co., Ltd. Method for producing SOI substrate
WO2010011842A3 (en) * 2008-07-24 2010-03-18 Amber Wave Systems Corporation Bonded intermediate substrate and method of making same
WO2010011842A2 (en) * 2008-07-24 2010-01-28 Amber Wave Systems Corporation Bonded intermediate substrate and method of making same
WO2010036356A1 (en) * 2008-09-26 2010-04-01 Corning Incorporated Glass-ceramic-based semiconductor-on-insulator structures and method for making the same
KR101568897B1 (en) 2008-09-26 2015-11-12 코닝 인코포레이티드 Glass-ceramic-based semiconductor-on-insulator structures and method for making the same
WO2010094371A3 (en) * 2009-02-19 2011-11-24 S.O.I. Tec Silicon On Insulator Technologies Relaxation and transfer of strained material layers
EP2221853A1 (en) * 2009-02-19 2010-08-25 S.O.I. TEC Silicon Relaxation and transfer of strained material layers
US9041165B2 (en) 2009-02-19 2015-05-26 Soitec Relaxation and transfer of strained material layers
WO2011067394A1 (en) * 2009-12-04 2011-06-09 S.O.I.Tec Silicon On Insulator Technologies Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure
US8658514B2 (en) 2009-12-04 2014-02-25 Soitec Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure
FR2953640A1 (en) * 2009-12-04 2011-06-10 Soitec Silicon On Insulator METHOD FOR MANUFACTURING A SEMICONDUCTOR TYPE STRUCTURE ON INSULATION, WITH REDUCED ELECTRICAL LOSSES AND CORRESPONDING STRUCTURE
US8962450B2 (en) 2009-12-04 2015-02-24 Soitec Method for manufacturing a semiconductor-on-insulator structure having low electrical losses
US9293473B2 (en) 2009-12-04 2016-03-22 Soitec Method for manufacturing a semiconductor on insulator structure having low electrical losses
US8558195B2 (en) 2010-11-19 2013-10-15 Corning Incorporated Semiconductor structure made using improved pseudo-simultaneous multiple ion implantation process
US8652952B2 (en) 2010-11-19 2014-02-18 Corning Incorporated Semiconductor structure made using improved multiple ion implantation process
US8196546B1 (en) 2010-11-19 2012-06-12 Corning Incorporated Semiconductor structure made using improved multiple ion implantation process
US8008175B1 (en) 2010-11-19 2011-08-30 Coring Incorporated Semiconductor structure made using improved simultaneous multiple ion implantation process

Also Published As

Publication number Publication date
KR20100128341A (en) 2010-12-07
US20080224254A1 (en) 2008-09-18
US7192844B2 (en) 2007-03-20
US20070207593A1 (en) 2007-09-06
EP2104133A2 (en) 2009-09-23
EP2104133A3 (en) 2010-10-20
SG154331A1 (en) 2009-08-28
EP2104132A3 (en) 2010-06-23
JP2006518116A (en) 2006-08-03
EP2104137A3 (en) 2010-06-23
EP1599901A2 (en) 2005-11-30
JP2012212924A (en) 2012-11-01
KR20090059171A (en) 2009-06-10
DE602004030223D1 (en) 2011-01-05
KR101026896B1 (en) 2011-04-04
US20040229444A1 (en) 2004-11-18
US20050266658A1 (en) 2005-12-01
US7476940B2 (en) 2009-01-13
CN1765014A (en) 2006-04-26
KR101103947B1 (en) 2012-01-12
US7605053B2 (en) 2009-10-20
TW200540977A (en) 2005-12-16
KR20100067132A (en) 2010-06-18
TWI323485B (en) 2010-04-11
JP2012231161A (en) 2012-11-22
KR100997597B1 (en) 2010-11-30
KR100922018B1 (en) 2009-10-16
KR20060056272A (en) 2006-05-24
EP2104137A2 (en) 2009-09-23
KR20080072938A (en) 2008-08-07
KR101030631B1 (en) 2011-04-20
JP5152819B2 (en) 2013-02-27
EP1599901B1 (en) 2010-11-24
US7838935B2 (en) 2010-11-23
US7176528B2 (en) 2007-02-13
EP2104132A2 (en) 2009-09-23
US20100213582A9 (en) 2010-08-26
CN100373586C (en) 2008-03-05
US20090085176A1 (en) 2009-04-02
WO2005029576A3 (en) 2005-08-25

Similar Documents

Publication Publication Date Title
US7838935B2 (en) Glass-based SOI structures
US7399681B2 (en) Glass-based SOI structures
US7927970B2 (en) Producing SOI structure using high-purity ion shower
US20070281440A1 (en) Producing SOI structure using ion shower
US20060038227A1 (en) Strained semiconductor-on-insulator structures and methods for making strained semiconductor-on-insulator structures
EP2589074A1 (en) Semiconductor on glass substrate with stiffening layer and process of making the same
EP2076920A1 (en) Methods of fabricating glass-based substrates and apparatus employing same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GM HR HU ID IL IN IS JP KE KG KP KZ LC LK LR LS LT LU LV MA MD MK MN MW MX MZ NA NI NO NZ PG PH PL PT RO RU SC SD SE SG SK SY TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL TZ UG ZM ZW AM AZ BY KG MD RU TJ TM AT BE BG CH CY DE DK EE ES FI FR GB GR HU IE IT MC NL PT RO SE SI SK TR BF BJ CG CI CM GA GN GQ GW ML MR NE TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020057015123

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2006508760

Country of ref document: JP

Ref document number: 20048044432

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2004809284

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2004809284

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020057015123

Country of ref document: KR