WO2005031874A1 - Supression of dark current in a photosensor for imaging - Google Patents
Supression of dark current in a photosensor for imaging Download PDFInfo
- Publication number
- WO2005031874A1 WO2005031874A1 PCT/US2004/028269 US2004028269W WO2005031874A1 WO 2005031874 A1 WO2005031874 A1 WO 2005031874A1 US 2004028269 W US2004028269 W US 2004028269W WO 2005031874 A1 WO2005031874 A1 WO 2005031874A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- halogen
- semiconductor substrate
- pixel cell
- photosensor
- Prior art date
Links
- 238000003384 imaging method Methods 0.000 title claims description 15
- 229910052736 halogen Inorganic materials 0.000 claims abstract description 65
- 150000002367 halogens Chemical class 0.000 claims abstract description 57
- 238000002955 isolation Methods 0.000 claims abstract description 17
- 239000000758 substrate Substances 0.000 claims description 74
- 239000004065 semiconductor Substances 0.000 claims description 39
- 238000000034 method Methods 0.000 claims description 29
- 238000012546 transfer Methods 0.000 claims description 16
- 238000009792 diffusion process Methods 0.000 claims description 15
- 238000012545 processing Methods 0.000 claims description 15
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims description 13
- 229910052731 fluorine Inorganic materials 0.000 claims description 13
- 239000011737 fluorine Substances 0.000 claims description 13
- 150000002500 ions Chemical class 0.000 claims description 13
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 claims description 12
- 229910052801 chlorine Inorganic materials 0.000 claims description 12
- 239000000460 chlorine Substances 0.000 claims description 12
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 claims description 11
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 claims description 11
- 229910052794 bromium Inorganic materials 0.000 claims description 11
- 239000003989 dielectric material Substances 0.000 claims description 11
- -1 halogen ions Chemical class 0.000 claims description 10
- PNDPGZBMCMUPRI-UHFFFAOYSA-N iodine Chemical compound II PNDPGZBMCMUPRI-UHFFFAOYSA-N 0.000 claims description 7
- 238000011049 filling Methods 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 4
- 238000005137 deposition process Methods 0.000 claims description 2
- ZCYVEMRRCGMTRW-UHFFFAOYSA-N 7553-56-2 Chemical compound [I] ZCYVEMRRCGMTRW-UHFFFAOYSA-N 0.000 claims 5
- 229910052740 iodine Inorganic materials 0.000 claims 5
- 239000011630 iodine Substances 0.000 claims 5
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 claims 2
- 239000007787 solid Substances 0.000 claims 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 25
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 16
- 229910052710 silicon Inorganic materials 0.000 description 16
- 239000010703 silicon Substances 0.000 description 16
- 235000012239 silicon dioxide Nutrition 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 9
- 230000007547 defect Effects 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 229910020177 SiOF Inorganic materials 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 241000894007 species Species 0.000 description 3
- 241000220010 Rhode Species 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000001627 detrimental effect Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013144 data compression Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
Definitions
- the present invention relates generally to an imaging device and more specifically to an imaging device pixel cell having a halogen-rich region formed therein, suppressing dark current in a photosensor.
- Imaging devices including charge-coupled-devices (CCD) and complementary metal oxide semiconductor (CMOS) sensors have commonly been used in photo-imaging applications.
- CCD charge-coupled-devices
- CMOS complementary metal oxide semiconductor
- CMOS imaging circuits processing steps thereof, and detailed descriptions of the functions of various CMOS elements of an imaging circuit are described, for example, in U.S. Patent No. 6,140,630 to Rhodes, U.S. Patent ISTo. 6,376,868 to Rhodes, U.S. Patent No. 6,310,366 to Rhodes et al., U.S. Patent No. 6,326,652 to Rhodes, U.S. Patent No. 6,204,524 to Rhodes, and U.S. Patent No. 6,333,205 to Rhodes.
- the disclosures of each of the forgoing patents are hereby incorporated by reference in their entirety.
- An imager for example, a CMOS imager includes a focal plane array of pixel cells; each cell includes a photosensor, for example, a photogate, a photocondixctor, or a photodiode overlying a substrate for producing a photo-generated charge in a doped region of the substrate.
- a readout circuit is provided for each pixel cell and includes at least a source follower transistor and a row select transistor for coupling the source follower transistor to a column output line.
- the pixel cell also typically has a floating diffusion node, connected to the gate of the source follower transistor. Charge generated by the photosensor is sent to the floating diffusion node.
- the imager may also include a transfer transistor for transferring charge from the photosensor to the floating diffusion node and a reset transistor for resetting the floating diffusion node to a predetermined charge level prior to charge transference.
- FIG. 1 A conventional pixel cell 10 of an image sensor, such as a CMOS imager, is illustrated in FIG. 1.
- Pixel cell 10 typically includes a photosensor 12 having a p-region 12a and n-region 12b in a p-substrate 14.
- the p-region 12a of the photosensor 12 is typically coupled to the potential of the p-substrate 14 for efficient operation of the photosensor 12.
- the pixel cell 10 also includes a transfer transistor with associated gate 16, a floating diffusion region 18 formed in a more heavily doped p-type well 20, and a reset transistor with associated gate 22.
- the reset transistor 22 has an associated source/drain region 30 that is used when resetting the floating diffusion region 18 to a predetermined charge level prior to charge transference.
- Photons striking the surface of the p-region 12a of the photosensor 12 generate electrons that are collected in the n-region 12b of the photosensor 12.
- the transfer gate 16 When the transfer gate 16 is on, the photon-generated electrons in the n-region 12b are transferred to the floating diffusion region 18 as a result of the potential difference existing between the photosensor 12 and floating diffusion region 18.
- Floating diffusion region 18 is coupled to the gates of a source follower transistor 24, which receives the charge temporarily stored by the floating diffusion region 18 and transfers the charge to a first source/drain terminal of a row select transistor 26.
- the row select signal RS goes high, the photon-generated charge is transferred to the column line 28 where it is further processed by sample/hold and processing circuits (not shown).
- Refilled trench structures for example, STI region 32, are formed by etching a trench by a dry anisotropic or other etching process and then filling it with a dielectric such as a chemical vapor deposited (CVD) or high density plasma (HDP) deposited silicon oxide or silicon dioxide (Si0 2 ).
- CVD chemical vapor deposited
- HDP high density plasma
- the filled trench is then planarized by a chemical mechanical planarization (CMP) or etch-back process so that the dielectric remains only in the trench and its top surface remains level with that of the silicon substrate.
- CMP chemical mechanical planarization
- STI sidewalk and bottom portion herein collectively referred to as STI boundaries 32a
- STI boundaries 32a have a higher silicon density than the substrate 14, creating a higher density of "trap sites" along the STI boundaries 32a as compared to the silicon/gate oxide interface of a transistor (e.g., transfer transistor 16).
- Trap sites are areas in the silicon dioxide/silicon interface that can "trap" electrons or holes. Trap sites result from defects along the silicon dioxide/silicon interface between the STI boundaries 32a and the silicon substrate 14. For example, dangling bonds or broken bonds along the silicon dioxide/silicon interface can trap electrons or holes.
- a pixel cell having a halogen-rich region localized between an isolation region and a photosensor.
- the halogen-rich region prevents leakage from the isolation region into the photosensor, thereby suppressing the dark current in the imager.
- FIG. 1 illustrates a partial cross-sectional representation of a conventional pixel cell
- FIG. 10 illustrates a partial cross-sectional representation of a pixel cell constructed in accordance with a sixth exemplary embodiment of the invention.
- FIG. 11 is a block diagram of a CMOS imager incorporating at least one pixel cell constructed in accordance with an embodiment of the invention.
- semiconductor substrate silicon substrate
- substrate silicon substrate
- substrate silicon substrate
- substrate silicon substrate
- pixel refers to a photo-element unit cell containing a photosensor for converting photons to an electrical signal.
- pixel refers to a photo-element unit cell containing a photosensor for converting photons to an electrical signal.
- a single representative pixel and its manner of formation are illustrated in the figures and description herein; however, typically fabrication of a plurality of like pixels proceeds simultaneously. Accordingly, the following detailed description is not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.
- FIG. 2 illustrates an exemplary pixel cell 100 constructed in accordance with an embodiment of the invention.
- Pixel cell 100 is similar to the FIG. 1 pixel cell with the significant improvement of having a halogen-rich region 34 localized around the STI boundaries 32a that contact the silicon substrate 14.
- the halogen-rich region 34 could include any halogen ion, including, but not limited to, fluorine, chlorine, bromine, iodine, or any combination thereof.
- the halogen-rich region 34 may not decrease the number of defects found in the sihcon dioxide/silicon interface between STI boundaries 32a and the substrate 14, the halogen-rich region 34 will prevent the effects of current generation or current leakage found in conventional pixel cells (described above with respect to FIG. 1).
- the halogen-rich region 34 acts to compensate the charge associated with dangling bonds or broken bonds near the silicon dioxide/silicon interface. By compensating for the charge associated with the dangling bonds, the resulting pixel cell 100 has decreased current generation and/or current leakage and, therefore, suppressed dark current.
- FIGS. 3-6 illustrate stages of an exemplary method of forming the FIG. 2 pixel cell 100 by ion implantation.
- FIG. 3 illustrates a substrate 14 having trenches 36 formed by conventional etching methods.
- the trenches 36 can be etched by chemical etching, anisotropic etching, reactive ion etching (RIE), or other means of creating a trench in the substrate 14.
- RIE reactive ion etching
- Masks 38 are positioned on the substrate 14 such that the trenches 36 and desired surfaces of the substrate 14 adjacent to the trenches 36 are exposed.
- the masks 38 serve to protect the surfaces of the substrate 14 that the masks 38 cover from halogen ion implantation, illustrated as arrows in FIG. 3.
- the halogen ion implantation results in localized halogen-rich regions 34 in the substrate 14.
- Table 1 illustrates the different ion energy ranges (Ion Energy) for implantation conditions using fluorine as the halogen species; the depth of peak concentration at a given ion energy (Range); the vertical standard deviation from the peak concentration depth (Longitudinal Straggling); and the horizontal standard deviation from the area of peak concentration (Lateral Straggling).
- FIG. 4 illustrates the formation of an STI region 32 in the substrate 14.
- the trenches 36 are filled with a dielectric, including, but not limited to, a chemical vapor deposited (CVD) silicon oxide or silicon dioxide or high density plasma (HDP) deposited silicon oxide or silicon dioxide.
- CVD chemical vapor deposited
- HDP high density plasma
- the dielectric-filled trench is then planarized by chemical mechanical planarization (CMP) or etch-back process such that the dielectric remains only in the trenches 36, and the STI region 32 has a top surface that is level with that of the substrate 14.
- CMP chemical mechanical planarization
- FIG. 5 illustrates the formation of a photosensor 12 having a p-region 12a and an n-region 12b formed in the substrate 14.
- the photosensor is illustrated and described with reference to a p-n-p photodiode, it is not intended to limit the invention to such a photosensor.
- the described photosensor 12 could be an n-p-n photodiode, a photogate, or any suitable photoconversion device capable of converting light to an electrical charge.
- FIG. 5 also illustrates the formation of a more heavily doped p-type well 20 in substrate 14. Additionally, a transfer transistor gate 16a and a reset transistor gate 22a are formed by conventional methods.
- transfer transistor gate 16a is formed only in a pixel cell 100 having a four-transistor (4T) configuration.
- Transfer transistor 16 (FIG. 6) is an optional transistor in pixel cell 100, and pixel cell 100 could have a three-transistor (3T) configuration, without a transfer transistor.
- pixel cell 100 could have more than four or less than three transistors.
- FIG. 6 illustrates the formation of gate stack sidewall insulators 16b, 22b on the sides of the gate stacks 16a, 22a, together forming transfer transistor gate 16 and reset transistor gate 22, respectively.
- FIG. 6 also illustrates the formation of n-type regions within p-type well 20; specifically, floating diffusion region 18 and source/drain region 30. Readout circuitry (shown schematically) is also formed, and includes source follower transistor 24, row select transistor 26, and column line 28.
- FIGS. 3-6 illustrate only one exemplary method of forming the halogen-rich region 34 in the substrate 14, and is not intended to be limiting. Other methods of forming the halogen-rich region 34 within the substrate 14 may also be employed, resulting in the pixel cell 100 illustrated in FIG. 2. For example, halogen species may be incorporated through a high density plasma (HDP) deposition process. Another method of incorporating halogen species into the substrate 14 is by solid-source diffusion.
- HDP high density plasma
- the illustrated pixel cell 200 of FIG. 7 is a second embodiment of the invention, in which a halogen-rich region 34 is localized between STI region 32 and photosensor 12. Because most leakage occurs from STI sidewall 32b, specifically that portion of the STI sidewall 32b in contact with the p-region 12a of the photosensor 12, the halogen-rich region 34 can be localized between the photosensor 12 and STI sidewalls 32b, and still serve to suppress dark current.
- the halogen-rich region 34 is localized underneath the STI region 32 in addition to being localized between the photosensor 12 and the STI sidewall 32b.
- the halogen-rich region 34 may counter any trap sites located in the STI bottom portion 32c, thereby suppressing any dark current in the pixel cell 300.
- a halogen-rich region 34 is formed witiiin a top region 40 of the substrate 14. Forming the halogen-rich region 34 within the entire top region 40 of the substrate 14, not only counters the effects of defects found in the silicon dioxide/silicon interface between the STI boundaries 32a and the substrate 14, as discussed above with respect to FIGS. 2-8, but also counters the negative effects of defects found in the silicon/ gate oxide interface 42 between the transfer transistor gate 16a (FIG. 5) and the substrate 14, or the reset transistor gate 22a (FIG. 5) and the substrate 14. As discussed above with respect to FIG. 1, the silicon/gate oxide interface 42 contains defects that create trap sites along the gate oxide (e.g., transfer transistor gate 16a of FIG. 5) and the substrate 14. Halogen-rich region 34 counters the detrimental effects of the trap sites, resulting in a pixel cell 400 that prevents current generation or current leakage.
- the silicon/gate oxide interface 42 contains defects that create trap sites along the gate oxide (e.g., transfer transistor gate 16a of FIG. 5) and
- FIG. 11 illustrates a block diagram of a CMOS imager device 908 having a pixel array 900.
- Pixel array 900 comprises a plurality of pixels arranged in a predetermined number of columns and rows.
- the illustrated pixel array 900 contains at least one pixel cell 100, 200, 300, 400, 500 constructed in accordance with any one of the exemplary embodiments of the invention as described above with respect to FIGS. 2-10.
- the CMOS imager 908 of FIG. 11 is now discussed as incorporating at least one pixel cell 100 of FIG. 6; however this is not intended to limit the CMOS imager 908 to such an embodiment.
- the pixel cells 100 of each row in array 900 are all turned on at the same time by a row select line, and the pixel cells 100 of each column are selectively output by respective column select lines.
- a plurality of rows and column lines are provided for the entire array 900.
- the row lines are selectively activated in sequence by the row driver 910 in response to row address decoder 920 and the column select lines are selectively activated in sequence for each row activation by the column driver 960 in response to column address decoder 970.
- the CMOS imager 908 is operated by the control circuit 950, which controls address decoders 920, 970 for selecting the appropriate row and column lines for pixel readout, and row and column driver circuitry 910, 960 to apply driving voltage to the drive transistors of the selected row and column lines.
- the pixel output signals typically include a pixel reset signal V r . t taken from the floating diffusion node (e.g., 18 of FIG. 6) when it is reset and a pixel image signal V ag , which is taken from the floating diffusion node (e.g., 18 of FIG. 6) after charges generated by an image are transferred to the node.
- the V rst and V sig signals are read by a sample and hold circuit 961 and are subtracted by a differential amplifier 962, which produces a difference signal (V rst - V SIg ) for each pixel cell 100, which represents the amount of light impinging on the pixels. This signal difference is digitized by an analog-to-digital converter 975.
- CMOS imager device 908 may be included on a single semiconductor chip (e.g., wafer 1100).
- FIG. 12 shows system 1000, a typical processor based system modified to include the imager device 908 illustrated in FIG. 11.
- Processor based systems exemplify systems of digital circuits that could include an imager device 908. Examples of processor based systems include, without limitation, computer systems, camera systems, scanners, machine vision systems, vehicle navigation systems, video telephones, surveillance systems, auto focus systems, star tracker systems, motion detection systems, image stabilization systems, and data compression systems for high-definition television, any of which could utilize the invention.
- System 1000 includes an imager device 908 having the overall configuration depicted in FIG. 11 with pixels of array 900 constructed in accordance with any of the various embodiments of the invention.
- System 1000 includes a processor 1002 having a central processing unit (CPU) that communicates with various devices over a bus 1004. Some of the devices connected to the bus 1004 provide communication into and out of the system 1000; an input/output (I/O) device 1006 and imager device 908 are examples of such communication devices.
- Other devices connected to the bus 1004 provide memory, illustratively including a random access memory (RAM) 1010, hard drive 1012, and one or more peripheral memory devices such as a floppy disk drive 1014 and compact disk (CD) drive 1016.
- the imager device 908 may receive control or other data from CPU 1002 or other components of system 1000.
- the imager device 908 may, in turn, provide signals defining images to processor 1002 for image processing, or other image handling operations.
- CMOS pixel cells having a halogen-rich region 34 (FIGS. 2-10) formed between a photosensor 12 and STI region 32
- the invention has broader applicability and may be used in any imaging apparatus.
- the present invention may be used in conjunction with charge-coupled-device (CCD) imagers.
- CCD charge-coupled-device
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04809647A EP1661184B1 (en) | 2003-09-03 | 2004-09-01 | Supression of dark current in a photosensor for imaging |
AT04809647T ATE470240T1 (en) | 2003-09-03 | 2004-09-01 | IMAGE RECORDING DEVICE WITH DARK CURRENT SUPPRESSION |
JP2006525391A JP2007504666A (en) | 2003-09-03 | 2004-09-01 | Suppression of dark current in photosensors for imaging |
DE602004027509T DE602004027509D1 (en) | 2003-09-03 | 2004-09-01 | PICTURE RECORDING DEVICE WITH SUPPRESSION OF DARK CURRENT |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/653,152 | 2003-09-03 | ||
US10/653,152 US7064406B2 (en) | 2003-09-03 | 2003-09-03 | Supression of dark current in a photosensor for imaging |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005031874A1 true WO2005031874A1 (en) | 2005-04-07 |
Family
ID=34217835
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/028269 WO2005031874A1 (en) | 2003-09-03 | 2004-09-01 | Supression of dark current in a photosensor for imaging |
Country Status (9)
Country | Link |
---|---|
US (4) | US7064406B2 (en) |
EP (2) | EP2096674A1 (en) |
JP (1) | JP2007504666A (en) |
KR (1) | KR100794339B1 (en) |
CN (1) | CN100474598C (en) |
AT (1) | ATE470240T1 (en) |
DE (1) | DE602004027509D1 (en) |
TW (1) | TWI259591B (en) |
WO (1) | WO2005031874A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004063147A1 (en) * | 2004-09-06 | 2006-03-23 | Dongbuanam Semiconductor Inc., Bucheon | Complementary metal-oxide semiconductor image sensor for converting optical image to electric signal, has photodiode with active area covered by p-type impurity area, and color filter layers and micro-lenses formed on the photodiode |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6949445B2 (en) * | 2003-03-12 | 2005-09-27 | Micron Technology, Inc. | Method of forming angled implant for trench isolation |
US7064406B2 (en) * | 2003-09-03 | 2006-06-20 | Micron Technology, Inc. | Supression of dark current in a photosensor for imaging |
US7492027B2 (en) * | 2004-02-20 | 2009-02-17 | Micron Technology, Inc. | Reduced crosstalk sensor and method of formation |
US7154136B2 (en) * | 2004-02-20 | 2006-12-26 | Micron Technology, Inc. | Isolation structures for preventing photons and carriers from reaching active areas and methods of formation |
EP1608019B1 (en) * | 2004-06-15 | 2010-02-24 | STMicroelectronics (Research & Development) Limited | Imaging sensor |
US7348651B2 (en) * | 2004-12-09 | 2008-03-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Pinned photodiode fabricated with shallow trench isolation |
EP1865555A4 (en) * | 2005-03-28 | 2010-10-20 | Fujitsu Semiconductor Ltd | Image pickup device |
KR100746222B1 (en) * | 2005-07-11 | 2007-08-03 | 삼성전자주식회사 | Methods of fabricating image sensor |
US7271025B2 (en) * | 2005-07-12 | 2007-09-18 | Micron Technology, Inc. | Image sensor with SOI substrate |
KR100760142B1 (en) * | 2005-07-27 | 2007-09-18 | 매그나칩 반도체 유한회사 | Stacked pixel for high resolution cmos image sensors |
KR100761829B1 (en) | 2005-12-15 | 2007-09-28 | 삼성전자주식회사 | semiconductor device, CMOS image sensor, method for manufacturing the semiconductor device and method for manufacturing the CMOS image sensor |
US7813586B2 (en) | 2006-08-07 | 2010-10-12 | Mela Sciences, Inc. | Reducing noise in digital images |
KR100837271B1 (en) | 2006-08-10 | 2008-06-12 | 삼성전자주식회사 | Semiconductor device and method for forming the same |
US8053287B2 (en) | 2006-09-29 | 2011-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for making multi-step photodiode junction structure for backside illuminated sensor |
US7675097B2 (en) * | 2006-12-01 | 2010-03-09 | International Business Machines Corporation | Silicide strapping in imager transfer gate device |
KR100836507B1 (en) * | 2006-12-27 | 2008-06-09 | 동부일렉트로닉스 주식회사 | Method for fabricating cmos image sensor |
US7879638B2 (en) * | 2007-03-02 | 2011-02-01 | Aptina Imaging Corporation | Backside illuminated imager and method of fabricating the same |
KR100849238B1 (en) * | 2007-09-07 | 2008-07-29 | 주식회사 동부하이텍 | Image sensor and method for manufacturing thereof |
US7858914B2 (en) | 2007-11-20 | 2010-12-28 | Aptina Imaging Corporation | Method and apparatus for reducing dark current and hot pixels in CMOS image sensors |
US7940315B2 (en) * | 2008-01-07 | 2011-05-10 | Aptina Imaging Corporation | Method and apparatus for identification and correction of aberrant pixels in an image sensor |
US8130289B2 (en) * | 2008-09-25 | 2012-03-06 | Aptima Imaging Corporation | System, method, and apparatus for correction of dark current error in semiconductor imaging devices |
US8815634B2 (en) * | 2008-10-31 | 2014-08-26 | Varian Semiconductor Equipment Associates, Inc. | Dark currents and reducing defects in image sensors and photovoltaic junctions |
US20100148230A1 (en) * | 2008-12-11 | 2010-06-17 | Stevens Eric G | Trench isolation regions in image sensors |
US8138531B2 (en) * | 2009-09-17 | 2012-03-20 | International Business Machines Corporation | Structures, design structures and methods of fabricating global shutter pixel sensor cells |
JP5629450B2 (en) * | 2009-10-16 | 2014-11-19 | キヤノン株式会社 | Semiconductor device and method for forming semiconductor device |
US8946845B1 (en) * | 2011-02-02 | 2015-02-03 | Aptina Imaging Corporation | Stacked pixels for high resolution CMOS image sensors with BCMD charge detectors |
US8760543B2 (en) | 2011-09-26 | 2014-06-24 | Truesense Imaging, Inc. | Dark reference in CCD image sensors |
WO2013152031A1 (en) * | 2012-04-04 | 2013-10-10 | Kla-Tencor Corporation | Protective fluorine-doped silicon oxide film for optical components |
JP5985269B2 (en) * | 2012-06-26 | 2016-09-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US8907385B2 (en) * | 2012-12-27 | 2014-12-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Surface treatment for BSI image sensors |
KR102046761B1 (en) * | 2013-01-14 | 2019-12-02 | 삼성전자 주식회사 | Nonvolatile memory device |
CN105321974B (en) * | 2015-09-25 | 2018-04-03 | 上海华力微电子有限公司 | The method for reducing cmos image sensor dark current is injected by F ion |
WO2017126329A1 (en) | 2016-01-21 | 2017-07-27 | ソニー株式会社 | Image capturing element and electronic device |
JP6711005B2 (en) * | 2016-02-23 | 2020-06-17 | 株式会社リコー | Pixel unit and image sensor |
CN109216392A (en) * | 2018-09-12 | 2019-01-15 | 德淮半导体有限公司 | Imaging sensor and forming method thereof |
CN110211985A (en) * | 2019-06-20 | 2019-09-06 | 德淮半导体有限公司 | The restorative procedure of semiconductor substrate |
CA3171124A1 (en) * | 2020-03-31 | 2021-10-07 | National Research Council Of Canada | Short range infrared imaging systems |
CN113035895A (en) * | 2021-03-30 | 2021-06-25 | 上海华力微电子有限公司 | Method for manufacturing image sensor |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5485019A (en) * | 1992-02-05 | 1996-01-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for forming the same |
US5985689A (en) * | 1992-11-13 | 1999-11-16 | Canon Kabushiki Kaisha | Method of fabricating photoelectric conversion device having at least one step-back layer |
US6271554B1 (en) * | 1997-07-04 | 2001-08-07 | Kabushiki Kaisha Toshiba | Solid-state image sensor having a substrate with an impurity concentration gradient |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5618379A (en) * | 1991-04-01 | 1997-04-08 | International Business Machines Corporation | Selective deposition process |
US6140630A (en) | 1998-10-14 | 2000-10-31 | Micron Technology, Inc. | Vcc pump for CMOS imagers |
US6590229B1 (en) * | 1999-01-21 | 2003-07-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and process for production thereof |
JP2000353801A (en) * | 1999-06-14 | 2000-12-19 | Mitsubishi Electric Corp | Semiconductor device with solid-state image sensing element and its manufacture |
US6376868B1 (en) | 1999-06-15 | 2002-04-23 | Micron Technology, Inc. | Multi-layered gate for a CMOS imager |
US6310366B1 (en) | 1999-06-16 | 2001-10-30 | Micron Technology, Inc. | Retrograde well structure for a CMOS imager |
US6326652B1 (en) | 1999-06-18 | 2001-12-04 | Micron Technology, Inc., | CMOS imager with a self-aligned buried contact |
US6204524B1 (en) | 1999-07-14 | 2001-03-20 | Micron Technology, Inc. | CMOS imager with storage capacitor |
US6333205B1 (en) | 1999-08-16 | 2001-12-25 | Micron Technology, Inc. | CMOS imager with selectively silicided gates |
US6211040B1 (en) * | 1999-09-20 | 2001-04-03 | Chartered Semiconductor Manufacturing Ltd. | Two-step, low argon, HDP CVD oxide deposition process |
JP2001093150A (en) | 1999-09-20 | 2001-04-06 | Yamaha Corp | Recording method of cd-r disk |
US6362040B1 (en) * | 2000-02-09 | 2002-03-26 | Infineon Technologies Ag | Reduction of orientation dependent oxidation for vertical sidewalls of semiconductor substrates |
US7067416B2 (en) * | 2001-08-29 | 2006-06-27 | Micron Technology, Inc. | Method of forming a conductive contact |
KR100562668B1 (en) * | 2001-12-28 | 2006-03-20 | 매그나칩 반도체 유한회사 | A fabricating method of image sensor with decreased dark signal |
US6780730B2 (en) * | 2002-01-31 | 2004-08-24 | Infineon Technologies Ag | Reduction of negative bias temperature instability in narrow width PMOS using F2 implantation |
JP2003318379A (en) * | 2002-04-22 | 2003-11-07 | Sony Corp | Photoelectric converting device and manufacturing method therefor |
US6566722B1 (en) * | 2002-06-26 | 2003-05-20 | United Microelectronics Corp. | Photo sensor in a photo diode on a semiconductor wafer |
TWI223408B (en) * | 2003-05-09 | 2004-11-01 | Nanya Technology Corp | Trench type capacitor formation method |
US7122408B2 (en) | 2003-06-16 | 2006-10-17 | Micron Technology, Inc. | Photodiode with ultra-shallow junction for high quantum efficiency CMOS image sensor and method of formation |
US6864145B2 (en) * | 2003-06-30 | 2005-03-08 | Intel Corporation | Method of fabricating a robust gate dielectric using a replacement gate flow |
US7148528B2 (en) | 2003-07-02 | 2006-12-12 | Micron Technology, Inc. | Pinned photodiode structure and method of formation |
US6780666B1 (en) * | 2003-08-07 | 2004-08-24 | Micron Technology, Inc. | Imager photo diode capacitor structure with reduced process variation sensitivity |
US7064406B2 (en) * | 2003-09-03 | 2006-06-20 | Micron Technology, Inc. | Supression of dark current in a photosensor for imaging |
KR100672666B1 (en) * | 2004-12-29 | 2007-01-24 | 동부일렉트로닉스 주식회사 | Method For Fabricating of CMOS Image Sensor |
KR100657143B1 (en) * | 2005-07-11 | 2006-12-13 | 매그나칩 반도체 유한회사 | Image sensor, and method for fabricating the same |
-
2003
- 2003-09-03 US US10/653,152 patent/US7064406B2/en not_active Expired - Lifetime
-
2004
- 2004-09-01 EP EP09008193A patent/EP2096674A1/en not_active Withdrawn
- 2004-09-01 AT AT04809647T patent/ATE470240T1/en not_active IP Right Cessation
- 2004-09-01 CN CNB2004800325309A patent/CN100474598C/en not_active Expired - Fee Related
- 2004-09-01 WO PCT/US2004/028269 patent/WO2005031874A1/en active Application Filing
- 2004-09-01 EP EP04809647A patent/EP1661184B1/en not_active Not-in-force
- 2004-09-01 JP JP2006525391A patent/JP2007504666A/en active Pending
- 2004-09-01 KR KR1020067004542A patent/KR100794339B1/en active IP Right Grant
- 2004-09-01 DE DE602004027509T patent/DE602004027509D1/en active Active
- 2004-09-03 TW TW093126717A patent/TWI259591B/en not_active IP Right Cessation
-
2005
- 2005-02-08 US US11/052,203 patent/US7279395B2/en not_active Expired - Lifetime
-
2007
- 2007-08-31 US US11/896,440 patent/US7576376B2/en not_active Expired - Lifetime
-
2009
- 2009-07-23 US US12/508,371 patent/US7776639B2/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5485019A (en) * | 1992-02-05 | 1996-01-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for forming the same |
US5985689A (en) * | 1992-11-13 | 1999-11-16 | Canon Kabushiki Kaisha | Method of fabricating photoelectric conversion device having at least one step-back layer |
US6271554B1 (en) * | 1997-07-04 | 2001-08-07 | Kabushiki Kaisha Toshiba | Solid-state image sensor having a substrate with an impurity concentration gradient |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004063147A1 (en) * | 2004-09-06 | 2006-03-23 | Dongbuanam Semiconductor Inc., Bucheon | Complementary metal-oxide semiconductor image sensor for converting optical image to electric signal, has photodiode with active area covered by p-type impurity area, and color filter layers and micro-lenses formed on the photodiode |
DE102004063147B4 (en) * | 2004-09-06 | 2007-05-16 | Dongbu Electronics Co Ltd | Method of manufacturing CMOS image sensors |
Also Published As
Publication number | Publication date |
---|---|
US7576376B2 (en) | 2009-08-18 |
US7776639B2 (en) | 2010-08-17 |
CN1875487A (en) | 2006-12-06 |
TW200520244A (en) | 2005-06-16 |
US20070296004A1 (en) | 2007-12-27 |
US7064406B2 (en) | 2006-06-20 |
CN100474598C (en) | 2009-04-01 |
US20050145902A1 (en) | 2005-07-07 |
ATE470240T1 (en) | 2010-06-15 |
JP2007504666A (en) | 2007-03-01 |
EP1661184B1 (en) | 2010-06-02 |
EP1661184A1 (en) | 2006-05-31 |
KR20060034734A (en) | 2006-04-24 |
KR100794339B1 (en) | 2008-01-15 |
US20050045926A1 (en) | 2005-03-03 |
US7279395B2 (en) | 2007-10-09 |
EP2096674A1 (en) | 2009-09-02 |
US20090286348A1 (en) | 2009-11-19 |
DE602004027509D1 (en) | 2010-07-15 |
TWI259591B (en) | 2006-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7776639B2 (en) | Suppression of dark current in a photosensor for imaging | |
US7713809B2 (en) | Image sensor for reduced dark current | |
US7148525B2 (en) | Using high-k dielectrics in isolation structures method, pixel and imager device | |
KR100846005B1 (en) | Angled pinned photodiode for high quantum efficiency and method of formation | |
US7662657B2 (en) | Transparent metal shielded isolation for image sensors | |
US7470560B2 (en) | Image sensor having a charge storage region provided within an implant region | |
US7842523B2 (en) | Buried conductor for imagers | |
US7821046B2 (en) | Methods, structures and sytems for an image sensor device for improving quantum efficiency of red pixels | |
US20050139877A1 (en) | Deep photodiode isolation process | |
US20050253177A1 (en) | Two-transistor pixel with buried reset channel and method of formation | |
JP2009506547A (en) | BtFried addition region for prevention of blooming in vertical direction and reduction of crosstalk in imaging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200480032530.9 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020067004542 Country of ref document: KR Ref document number: 2006525391 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004809647 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020067004542 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004809647 Country of ref document: EP |