WO2005055369A2 - Methods for making vertical electrical feed through structures - Google Patents
Methods for making vertical electrical feed through structures Download PDFInfo
- Publication number
- WO2005055369A2 WO2005055369A2 PCT/US2004/039394 US2004039394W WO2005055369A2 WO 2005055369 A2 WO2005055369 A2 WO 2005055369A2 US 2004039394 W US2004039394 W US 2004039394W WO 2005055369 A2 WO2005055369 A2 WO 2005055369A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- wires
- plated
- hole
- plating
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06711—Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R3/00—Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09836—Oblique hole, via or bump
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/306—Lead-in-hole components, e.g. affixing or retention before soldering, spacing means
- H05K3/308—Adaptations of leads
Definitions
- the present invention relates to methods for making vertical electrical feed through connections in a substrate. More particularly, the present invention relates to methods for making vertical feed through structures usable to attach and support interconnection wires or probes, or to create an easily detachable substrate, or space transformer for a wafer test system.
- Related Art One method of making a vertical electrical connection is to use a plated through hole. Plated through holes have been developed to connect electrical components on different layers of multiple layer semiconductor structures, such as layers of a printed circuit board (PCB). Plated through holes are further used to form interconnect elements enabling one PCB to be connected to components on a separate PCB or other discrete electrical components.
- PCB printed circuit board
- the plated through holes formed in the PCB during manufacture serve to provide electrical coupling between circuits on the different layers.
- Fabrication of a PCB typically includes drilling a hole through a substrate made up of the layers, electrolytically plating the hole and conductive areas on the PCB layers with a metallic substance such as copper to form the plated through hole.
- a first circuit pattern is then formed in the conductive area on a first PCB layer and a second circuit pattern on a second PCB layer such that the plated through hole electrically couples the first circuit pattern to the second circuit pattern.
- Plated through holes were developed for layered PCBs because it was generally found impractical due to the labor and cost involved to form multiple connections by physically inserting a conductive element (such as a wire) in a hole and then connecting the element to two circuits by soldering or other means.
- a conductive element such as a wire
- the usual method of forming plated through holes is to plate the circuits formed on the PCB layers and the through hole connections simultaneously so that the through hole connection is made as an integral part of circuit elements on different levels of the PCB without significant added labor or cost.
- an insertable conductive element (sucn as a wire) forming a connector is still typically used.
- Such connectors can be formed by inserting connector pins into plated through holes of separate PCBs and soldering them in place. Such plated through holes provide connections between the pins and conductive regions on the separate PCBs or discrete components.
- An example of a technique of manufacturing PCBs with connector pins provided in plated through holes is described in U.S. Patent No. 6,521,842, entitled “Hybrid Surface Mount And Pin Thru Hole Circuit Board.”
- Recently PCBs have been used to support multiple resilient wires or probes to form probe cards used in temporarily connecting to electrical components, such as on semiconductor wafers for testing. It would be desirable to provide a method for efficiently manufacturing such multiple temporary connection elements for probe cards.
- a method is provided for making plated through holes, which may be curved. Initially wires made of an etchable or dissolvable material are bonded to a sacrificial substrate. The wires are curved if curved plated through holes are desired. The wires are then plated with a durable conductive material that does not dissolve under the same conditions as the wire material.
- the plated wires are then encased in a dielectric material, such as epoxy or ceramic, to form a substrate containing the coated wires, leaving a portion of the wires exposed extending beyond the dielectric material layer.
- the substrate is then planed to expose the wire material inside the plating.
- the wire material is then etched or dissolved leaving plated through holes.
- Plated through holes formed by the first embodiment can be used as interconnect elements by inserting a rod into one end of the plated through holes, while forming solder bumps on the other ends.
- interconnect wires can be inserted through curved plated through holes, with the curved portion of the plated through holes providing friction to prevent the interconnect wires from falling out.
- the probe wires can be inserted through the plated through holes and soldered in to assure they cannot be easily removed, particularly if the plated through holes are not curved.
- a method is provided for making plated through holes extending from a substrate, wherein a thin fiber wire is provided within each plated through hole. Initially in the second embodiment, wires coated with a layer of dissolvable material are bonded to a sacrificial substrate. A plating layer is applied over the dissolvable material. Next the plating is partially ground down or polished to expose a portion of the dissolvable material coating the wires. The dissolvable material is then etched away or dissolved leaving plated through holes formed by the plating material extending above a substrate with wires disposed inside.
- a method for forming plated attachment wells for supporting connector wires or rods using photolithography techniques.
- a layer of masking material is initially deposited on a substrate and etched to form holes, which are filled with a sacrificial fill material.
- the masking material is then removed, and the sacrificial fill material plated with a conductive material. Grinding is performed to remove some plating to a desired height above the substrate exposing the sacrificial fill material.
- the sacrificial fill material is then etched away leaving plated attachment wells. Wires or rods may then be inserted into the plated attachment wells and soldered in place.
- the plated through holes formed, as described above, may be used to interconnect layers of a single PCB.
- Resilient interconnect wires can be rigidly provided in the plated through holes by solder or epoxy, or configured to be pluggable or unpluggable making spring contact with a plated through hole or attachment well without requiring solder or epoxy for support.
- the interconnect wires or probes can further be rigidly connected to electrical components on other substrate layers (by solder or other means), or temporarily connectable resilient spring contacts (essentially forming test probe cards).
- the resilient interconnect probes provided in the plated through holes can be the probes described in U.S. Patent No. 5,994,152.
- plated twisted tube springs forming twisted plated through holes are encased in a dielectric substrate to form an interconnect layer.
- wires made of a dissolvable material are twisted to a desired pitch, plated with an electrically conductive alloy and inserted into holes of a set of brass stencils.
- a dielectric substrate material is then formed around the twisted wires with a portion of the wires extending beyond the dielectric, and the dissolvable wire material and brass stencils are etched away leaving only the electrically conductive tubes encased in a dielectric substrate.
- vertical feed through structures are configured to provide an easily attachable and detachable substrate.
- the vertical feed through can be formed similar to plated through holes configured to support connectors or probes.
- the vertical feed through structures described include a hole or via with one portion of the feed through hole permanently encapsulating an electrical contact, and another portion of the hole, which may be plated through, containing a pluggable and unpluggable electrical contact element.
- the vertical feed through structure includes a substrate tile with feed through holes, one end of each hole including an insert cap providing an electrical contact, and another end of each hole being available for insertion of a probe connected to another substrate layer.
- the insert cap is permanently formed into a hole as part of the tile by one of a number of procedures including injection molding the tile material around the cap, pressing the cap into a hole in preformed material, or soldering the cap into preformed plated through holes.
- the substrate for the tile can be an organic material such as epoxy, or a ceramic material such as Low Temperature Cofired Ceramic (LTCC) or High Temperature Cof ⁇ red Ceramic (HTCC). For ceramics which are fired after insertion of the cap, it is desirable that thermal expansion does not occur in the x-y plane of the tile to enable alignment of the cap with electrical contacts on another substrate.
- the cap can be configured to support a spring probe contact to form part of a wafer probe.
- the pluggable contact is simply a wire or probe inserted into the plated hole to make electrical contact with the cap.
- the vertical feed through structure includes a tile with feed through holes, one end of each hole permanently encapsulating an electrical probe contact, and another end of each hole supporting a pluggable or detachable electrical contact element.
- the permanent probe contact is formed into a hole as part of the tile by injection molding or otherwise forming the substrate material around the probe.
- the substrate can be an organic material such as epoxy, or a ceramic material such as LTCC or HTCC.
- the pluggable contact is formed by molding a sacrificial material formed in the shape of the pluggable contact into the substrate at the time of encapsulation of the permanent contact element.
- a decoupling capacitor can be provided in a pluggable contact enabling the decoupling capacitor to be plugged in in close proximity to a vertical feed through. The close proximity of a decoupling capacitor to the vertical feed through limits the size of decoupling capacitor needed, and the complexity of components for connecting the capacitor to the feed through.
- FIGS. 1A-1D show cross-sectional views of a substrate illustrating processing steps of a first method of manufacturing plated through holes
- FIG. 2 illustrates interconnect elements which may be attached to the plated through holes made using the process shown in Figs. 1A-1D to form a space transformer for a probe assembly
- Figs. 3A-3C show how an interconnect element is formed by a thin wire inserted into the plated through holes made using the process shown.by Figs. 1A-1D; Figs.
- FIGS. 4A-4D show cross-sectional views of a substrate illustrating processing steps of a second method of manufacturing plated through holes with a thin wire inside
- Figs. 5A-5E show cross-sectional views of a substrate illustrating processing steps of a third method of manufacturing plated attachment wells
- Figs. 6-7 illustrate attachment of interconnect probes in the plated attachment wells made using the process shown in Figs. 5A-5E
- Figs. 8A-8B show an alternative configuration for manufacturing a plated attachment well to support a probe without the need for soldering
- FIGs. 9A-9E show cross-sectional views illustrating processing steps for manufacturing encased twisted tube springs that can be used as a layer for electrically interconnecting two other substrate layers
- Fig. 9A-9E show cross-sectional views illustrating processing steps for manufacturing encased twisted tube springs that can be used as a layer for electrically interconnecting two other substrate layers
- FIG. 10 illustrates a first embodiment of a tile removably connectable to an interconnecting space transformer layer
- Fig. 11 shows modification to the cap used in the tile of Fig. 10
- Fig. 12 shows a tile with components as illustrated in Figs. 10-11 having a plurality of insert caps making contact with probes of a second space transformer layer, as well as a power supply pin for carrying power to a power plane of the tile
- Figs. 13A-13C show cross-sectional views illustrating manufacture of a second embodiment of a tile with a pluggable contact
- Fig. 14 shows alternative configurations for the permanent contact element and pluggable contact elements shown manufactured in Figs. 13A-13C
- FIG. 15 shows a cross-sectional view showing a first substrate layer with the vertical feed through, as shown in Fig. 14, along with a decoupling capacitor; and Figs. 16A-16B show cross-sectional views illustrating a process for manufacturing a substrate with a spring clip in a cavity for better securing the decoupling capacitor mounted as illustrated in Fig. 15.
- Figs. 1A-1D show cross sectional views illustrating steps of a first method of making a substrate with plated through holes, where the plated through holes may be curved.
- wires 2 are bonded to a first sacrificial substrate 4.
- the wires 2 may be bonded using standard wire bonding techniques, such as soldering or thermosonic bonding.
- the wires 2 are preferably made of a material that is readily etched or dissolved (e.g., copper, gold, aluminum).
- the wires are curved if curved plated through holes are desired, or straight if straight plated through holes are desired.
- the first sacrificial substrate 4 can be formed using any number of desirable substrate materials.
- Suitable substrate materials include silicon, ceramic, Iron/Nickel alloys (e.g., "alloy 42,” “Kovar,” “CuInvarCU”), etc.
- a release layer which may be a material that is readily etched away.
- Suitable release materials include copper, gold, aluminum and titanium-tungsten, but are not limited by these examples.
- the surface of the first sacrificial substrate 4 may also be coated with a material that facilitates bonding the wires 2 to its surface. Such materials include, for example, gold, palladium or silver.
- the coating which serves to facilitate bonding can likewise serve to form a redistribution layer, similar to copper on a printed circuit board (PCB).
- PCB printed circuit board
- components can be attached to the coating or solder bumps can be placed in a fixed pattern.
- a second redistribution layer including: 1) where coated wires or probes are attached to the coating to connect to the second layer, and 2) where traces are deposited to connect to a second layer.
- the wires 2 are coated with a durable plating material 6 such as rhodium or palladium. Traces can be used as a mask to etch the wire-coating layer to connect to other components.
- any deposition method may be used, including electroplate, chemical vapor deposition, sputter deposition, electrolysis plating, electron beam deposition, or thermal evaporation. If electroplating is used, it may be desirable first to short the wires 2 together. This may be done in a variety of ways including (1) applying a layer of conductive material (a shorting layer) to the surface of the first sacrificial substrate, if the sacrificial substrate is not conductive in the first place, and then bonding the wires to the shorting layer, or (2) providing connections from each wire through the first sacrificial substrate (e.g., through vias in the substrate) to a shorting layer applied to the back side of the first sacrificial substrate 6.
- a layer of conductive material a shorting layer
- the plating material 6 will form only on the wires 2 but not on the surface of the first sacrificial substrate 4.
- the plating 6 shown in Fig. IB assumes that a shorting layer was applied to both the surface of the first sacrificial substrate and the wires bonded to the shorting layer. The plating thus forms on the wires and over the entire surface of the first sacrificial substrate.
- masking material can be placed over selected areas of the shorting layer, preventing the plating from forming where the masking material is placed.
- the masking material can be used to pattern traces, which are formed in combination with the plated wires to connect the wires 2 to additional redistribution layers as described previously.
- the wires 2 will be etched away, leaving a tube formed of the plating material 6.
- the wires can be pulled out in a separate operation after the coating is removed.
- one or more intermediate etchable layers may be formed on the wire prior to application of the final plating material that will form the tube.
- the intermediate etchable layers will then be etched away with the wires 2.
- thicker wires can be used.
- the plated wires are then encased in a final dielectric substrate material 8. Examples of material usable for the substrate 8 include (1) an epoxy that sets into a relatively hard, durable form, (2) a ceramic material like LTCC and HTCC, or (3) a glass material, etc.
- the dielectric can have its surface metalized by applying a coating using a known technique such as Chemical Vapor Deposition (CVD).
- CVD Chemical Vapor Deposition
- the entire substrate can be electroplated with for example with nickel or a nickel alloy.
- the bulk substrate can then be grounded and used for impedance control.
- the first sacrificial substrate 4 is removed, and the top and bottom of the resulting structure are planarized, such as by polishing, lapping, grinding etc.
- Etching is then performed to remove the wires 2 leaving the plated material to form plated through holes 10. Planarizing the top is done enough to remove a portion of the plating 6 to expose the etchable wire material 2, so that the wire material 2 can be etched away.
- Planarizing the bottom can be done to remove the portion of the plating material 6 originally on the surface of substrate 4.
- selected portions of the plating 6 on the bottom surface of the substrate 4 may be etched so that the through holes are not shorted together.
- Fig. 2 shows a cross sectional view of the substrate 8 with plated through holes 10 formed by the process of Figs.
- interconnect elements such as rods or probes
- ends of interconnect elements in the form of electrically conductive rods or probes 12 are inserted in and secured (e.g., by soldering) to the plated through holes 10.
- Such insertable interconnect elements 12 may be rigidly attached to another device, such as by soldering, to form a connector.
- the interconnect elements 12 can also be resilient elements such as needle probes, cobra probes, or spring probes used to make components of a probe card assembly for probing electronic devices, such as on semiconductor wafers.
- spring probes which may be used for the interconnect element 12 are shown in U.S. Patent Nos.
- Patent 6,255,126 Likewise wires with other geometrical shapes can be used to create plated through holes of a similar shape depending upon the shape of the interconnect element used. Additional interconnect elements 14 may also be formed on the other side of the substrate. In the example shown in Fig. 2, the interconnect elements 14 are solder balls deposited over the plated through holes 10. Rod or probe interconnect elements 12 may be likewise inserted in place of the solder balls 14 to provide resilient contacts on both surfaces of substrate 8. With resilient probes 12 attached to one side of the substrate 8 and solder balls 14 on the other (as shown in Fig. 2), a space transformer is formed which can be used in a probe card assembly to directly connect to a semiconductor wafer or other device under test. The structure of Fig.
- FIG. 2 can, thus, replace the space transformer 506 in Fig. 5 of U.S. Patent No. 5,974,662, which is incorporated herein by reference.
- an interposer such as the interposer 504 of a probe card assembly shown in Fig. 5 of U.S. Patent No. 5,974,662, can be formed.
- One or more structures like the one shown in Fig. 2 may be secured to a larger substrate to build up a large array of probes, such as the tile 600 attached to a space transformer 622 in Fig. 6A of U.S. Patent No. 5,806,181, incorporated herein by reference.
- FIG. 3A-3C illustrate an additional interconnect element configuration which may be used with the substrate 8 having plated through holes 10 formed by the process shown in Figs. 1A-1D.
- Figs. 3A-3C show how thin wires 16 are inserted into the plated through holes 10 of substrate 8.
- the thin wire 16 is inserted into one of the plated through holes 10 only to a point where the plated through hole curves.
- the wire can be attached using solder similar to the rods or probes of Fig. 2. With curved plated though holes, the thin wire 16 can be inserted farther into the curved plated through hole 10, as shown in Fig. 3B, so soldering may not be required because friction with the walls of the through holes 10 may be sufficient to hold the thin wire 16 in place.
- the thin wire 16 can be extended farther through the plated through hole 10, as shown in Fig. 3C. Again, if the plated through hole is curved, friction will hold the thin wire, so soldering may not be required.
- the wires 16 may form buckling beam (or "cobra") type probes, with the substrate being a probe head, space transformer, or tile for a probe card.
- the wires 16 are made of a resilient material so that they bend when contact is made with another electrical element, and then straighten out, or return to their original shape when disconnected. Because the plated through holes 10 provide added current carrying capacity, the wires 16 may be thinner than prior buckling beam probes.
- Figs. 4A-4D illustrate a method of making a plated through hole with a thin fiber inside.
- a ball 20 is formed at the end of a wire 22 on a spool 21.
- the wire 22 comprises a thin fiber 23 (e.g., graphite) coated with a readily etched material layer 24 (e.g., copper, gold, aluminum).
- An electro-flame off tool 26, for example, may be used to cut the wire 22 to create the ball 20.
- the ball 20 is then bonded to a substrate 28 using standard wire bonding techniques.
- the wires may be simply cut or sheared without forming a ball, and the wired bonded directly to the substrate 28.
- Wires 22 attached to the substrate 28 are next plated with a durable plating material 30 such as rhodium or palladium, as shown in Fig. 4C. Grinding or polishing is then performed to remove a portion of the plating material 30 to expose a portion of the etchable material coating layer 24.
- the etchable material layer 24 on the fiber 23 is then etched away, leaving the fiber 23 in a plated through hole tube formed by the durable plating material 30, as shown in Fig. 4D.
- All of the etchable material coating 24 may be etched away, as shown in Fig. 4D, leaving the fiber 23 loose in the tube of plating material 30.
- a portion of the coating near the bottom of the tube of plating material 30 may be left in place to better secure the fiber 23 inside the tube 30.
- the tube of plating material 30 can be bent or curved, causing an end of the wire 23 to "pop" out of the end of the tube 30.
- the wire may be then more readily attached to form a coaxial type connector with an air core.
- the fiber 23 can have multiple coatings, only one of which will be readily etchable, so that after etching a wire will be provided within multiple tubes.
- Figs. 5A-5E illustrate a method of making a plated attachment well. As shown in Fig. 5A, a substrate 40 is coated with a masking material 42 having openings. The openings are filled with a sacrificial fill material 44, as shown in Fig. 5B.
- the substrate 40 may form the surface of an electronic component, e.g.
- a space transformer, probe head, or tile for a probe card As shown in Fig. 5C, the masking material 42 is next removed, and the sacrificial fill material 44 is plated with a durable plating material 46. Grinding stops 48 may optionally be attached to the substrate 40. As shown in Fig. 5D, a casting material 50 is applied. The casting material 50 is then ground (or polished or lapped or otherwise ground down) to the grinding stops 48 (if attached), as illustrated by the dashed line in Fig. 5D. After grinding the casting material 50, the grinding stops 48 are removed and the sacrificial fill material 44 is etched away, leaving the plating material forming attachment wells, as shown in Fig. 5E.
- a grinding machine may simply be configured to grind to a specified height above the electronic component surface or to grind a specified distance into the casting material.
- the grinding stops 48 may be any material that can be sensed by the grinding machine, and the casting material 50 can be any material that will support the plated sacrificial fill material during grinding and then can be readily removed (e.g., hard waxes, polymers, etc.).
- Figs. 6-7 illustrate exemplary uses of the substrate with attachment wells formed using the method described with respect to Figs. 5A-5E. In Fig. 6, rods or probes 55 are inserted and attached, e.g., by soldering to the attachment wells 46.
- FIG. 7 shows above surface wire type spring probes 57 and 59, which can be inserted in the attachment wells.
- the spring probe 57 has a slot 60 forming a compressible contacting surface when inserted within the well to securely hold the probe 57 within the well. Even with the compression slot 60, soldering can be used to assure the probe 57 remains engaged within the well.
- Probe 59 shows modification to the probe 57 to add laterally protruding bumps 61 as an alternative to assure the probe remains engaged within the well.
- Other alternative wire-type probes may be formed by bonding wires inside the wells.
- the wire shown in Figs. 7A-7C of U.S. Patent No. 5,467,211 can be bonded inside the well.
- the wire can be coated as shown in Fig.
- sacrificial fill material used to form the attachment wells in Figs. 5A-5E can have a shape other than cylindrical.
- the fill material can be square, rectangular, etc.
- stacked structures of sacrificial fill material 62 can be formed by depositing and masking multiple layers 64 and 66.
- the structure of Fig. 8A includes the rectangular layers 64 and 66, the smaller 64 being stacked on top the larger 66.
- the spring probe 69 includes a compressible slot 70 and lateral extension bumps 72.
- the extension bumps 72 extend into the large rectangular area, and engage the smaller rectangular area to prevent the spring probe 69 from being easily removed after insertion in the attachment well 68.
- Probes or wires can be inserted into the attachment wells or plated through holes either one at a time, or together in a group fashion. For example, although only a single probe 69 is shown in Fig.
- probe 69 multiple spring probes such as probe 69 can be held in a fixture which aligns the probes for insertion into separate attachment wells, enabling the group of probes to be inserted into attachment wells concu ⁇ ently. Even without snapping the probes into attachment wells as in Fig. 8, a fixture can hold groups of probes or wires in wells or holes while solder or epoxy is applied to secure the probes or wires concurrently. With support provided by the attachment wells or holes, groups of probes can potentially be transferred into the attachment wells or holes concu ⁇ ently without requiring a holding fixture for the probes. Probes or wires can be installed in single or group fashion into the attachment wells or holes described herein, including the attachment wells formed as shown in Figs.
- Wires or probes installed in a single or group fashion can include probes 12 of Fig. 2, wire 16 of Figs. 3A-3C, probes 55 of Fig. 6, probes 57 and 59 of Fig. 7, or probe 69 of Fig. 8B.
- Figs. 9A-9E show cross-sectional views illustrating processing steps for manufacturing encased twisted tube springs that can be used as a layer for electrically interconnecting two other substrate layers. In a first step shown in Fig. 9A, copper wires 74 with a square or rectangular cross section are twisted to a specific twist pitch.
- the copper wires are then plated using a hard and highly electrically conductive alloy such as rhodium.
- the coated wires are then cut to length.
- a set of brass stencils 75-76 are used to align the twisted wire rods 74.
- the base or bottom stencil 75 can be used as a key for the start of the twists if the wires are not separately twisted before insertion into the stencils 75 and 76.
- a portion of the twisted rods 74 extend outside each stencil.
- the gap between the brass stencils is filled with epoxy 79 by molding a solid epoxy, or injecting the epoxy in liquid form around the twisted wires, as shown in Fig. 9C.
- Fig. 9D the copper wire material and brass stencils 75 and 76 are next dissolved leaving the hollow rhodium twisted tubes encased in epoxy.
- the rhodium tube springs and epoxy layer now forms a layer 78 which can be used to interconnect other layers.
- the tubes of layer 78 can be aligned to match probe locations on another substrate, as illustrated in Fig. 9D.
- Fig. 9E further shows the layer 78 with twisted tubes connected to mate with probes provided in attachment wells on a separate layer 80 having attachment wells with probes as shown in Fig. 6. As shown in Fig.
- the probes on the layer 80 are inserted into the twisted tubes and can be attached using solder joints 81.
- the ability to rework a tile layer which supports spring probes is very difficult to accomplish if soldering or epoxy connects the tile layer and an interconnecting space transformer layer to make permanent contacts between the layers.
- Probes are typically formed and attached by solder or epoxy to ceramic substrates to form tiles. The tiles are then attached to another multiplayer ceramic substrate space transformer using a thin film copper polyamide epoxy layer.
- an underfill material such as a teflon or silicon gel
- the under fill material is used to absorb stress and prevent cracking of the connecting thin film epoxy layer which can be under stress since during fabrication the rate of thermal expansion of the ceramic and epoxy layers is quite different.
- the difference in the coefficient of thermal expansion between the tile supporting the probes and the multiplayer space transformer can cause a significant misalignment.
- the curved plated through holes shown fabricated in Figs. 1A-1D can help alleviate the misalignment problem, along with the underfill material.
- Fig. 10 shows a cross-sectional view illustrating a first embodiment of a tile 82 removably connectable to an interconnecting space transformer layer 83. In Fig. 10, the tile
- the 82 is formed by a substrate 84 having a plated through hole 85, one end of the plated through hole 85 having an insert cap 86 providing an electrical contact and another end of the hole available for insertion of a probe 88 provided on the space transformer layer 83.
- the insert cap 86 is permanently formed into a hole 85 as part of the tile 82 by one of a number of procedures including bonding, plugging in, or soldering.
- the insert cap 86 can be bonded into the substrate 84 to form tile 82 by injection molding dielectric material around the insert cap 86.
- the dielectric material for the substrate 84 can be for example an organic material such as a an epoxy, or Novalac.
- the insert cap 86 can further be plugged into a sheet of plastic or green sheet ceramic forming the dielectric substrate 84 by hot pressing, cold pressing, vacuum lamination, or isostatic pressing the cap insert 86 into the substrate material 84.
- the insert cap 86 can further be epoxied into a hole in the substrate 84 after the hole 85 is either formed in the material or drilled in, such as by laser drilling.
- a single insert cap 86 is shown, multiple such insert caps can be inserted into dielectric material either one at a time or concu ⁇ ently using a holding fixture, or dielectric can be formed around the insert caps.
- a green sheet of ceramic includes a ceramic powder encased in a liquid crystal polymer (LCP) or plastic fill material.
- the green sheet can be a high temperature cofired ceramic (HTCC), which is fired to as high as 1000°C to burn away the LCP and form a ceramic substrate.
- the green sheet can also be a low temperature cofired ceramic (LTCC), which is fired at approximately 400°C to burn away the LCP material and form a ceramic.
- the probe 88 shown is a resilient spring probe, although in another embodiment a non-resilient probe could be used.
- the probe 88 shown in cross section includes an center gold wire 90 su ⁇ ounded by a layer of nickel or palladium cobalt 91, which is then su ⁇ ounded by another gold layer 92.
- the insert cap 86 is shown to be plated with a gold layer 93 along with gold plating 94 provided on the substrate 84 forming the plated through hole 85 to facilitate a good electrical bond between the cap 86, plated through hole 85, and probe 88.
- Fig. 11 shows modification of the insert cap 86 of Fig. 10 to form an improved cap 95 to better assure the cap 95 remains permanently inserted in the substrate.
- the cap 95 includes lateral bump extensions 97-98 configured to engage the sides of the substrate 84.
- Fig. 11 further shows an alternative embodiment wherein plating is not provided in the hole of the substrate 84, electrical contact being maintained by connection of the cap 95 and the probe 88.
- the cap 95 of Fig. 11 further shows one embodiment where an indentation 99 is provided within the cap 95 to assure the tip of probe 88 contacts the center of the cap 95.
- Fig. 12 shows a tile layer 100 with a plurality of insert caps 102 making contact with probes 104 of a second space transformer layer 105.
- the insert caps 102 and probes 104 are configured as described with respect to Figs.
- Fig. 12 further shows the space transformer layer 105 including a power pin supply
- Figs. 13A-13C show cross-sectional views illustrating manufacture of a second embodiment of a tile with a pluggable contact.
- the tile 108 formed by the process shown in Figs. 13A-13C includes a vertical feedthrough with a first portion of the feedthrough including a permanent electrical contact 110, and another the other end having a pluggable or detachable electrical contact element 112 as shown in Fig. 13C.
- a permanent electrical contact element 110 is provided in a dielectric substrate 111.
- the contact element 110 can be inserted into the substrate by one of a number of procedures including bonding, plugging in, or soldering as described with respect to Fig. 10.
- the dielectric substrate 111 can be an organic material such as epoxy, or a ceramic material such as LTCC or HTCC.
- the contact element 110 is an electrically conductive material and includes a probe 115 for electrically contacting components on another substrate.
- the contact further includes lateral protrusions 117 and 118 serving to lock the contact element within the dielectric.
- a registration sleeve 119 serves to hold the overall contact element in a desired location within the substrate 111 during manufacture and provides a reference for planarizing the substrate 111.
- a sacrificial etchable material 120 is provided in a hole opposite the contact element 110 to enable forming an opening for a pluggable contact.
- a single permanent electrical contact 110 and sacrificial element 120 are is shown in Fig. 13A, multiple electrical contacts 110 and sacrificial elements 120 can be formed in a substrate 111 concu ⁇ ently in a group fashion in a similar manner.
- Fig. 13B shows that the sacrificial material 120 is next etched away. The permanent contact element 110 remains in place.
- plating material 122 is deposited on one surface of the substrate 111 coating the region where the sacrificial material 120 was removed. Masking and etching are used to remove plating 122 significantly beyond the opening to prevent shorting with other contacts in an a ⁇ ay structure.
- Fig. 13C illustrates insertion of the pluggable contact element 112. Indentations 125 and 126 in the substrate and co ⁇ esponding lateral protrusions 125 and 126 from the pluggable contact 112 serve to hold the contact 112 in place. Although a single pluggable contact element 112 is shown, multiple pluggable contact elements can be supported by a fixture and plugged into multiple substrate openings concu ⁇ ently. Fig.
- the vertical feed through 130 includes a pluggable element 131 provided in a plated through hole identical to element 112 of Fig. 13C.
- Permanent contact 132 is likewise similar to the permanent contact 110, except that the registration sleeve 119 is provided integral to the rest of the contact element.
- the vertical feedthrough 140 includes a pluggable element 141 similar to the pluggable element 112 of Fig. 13C, except that indentations 142 are provided in the pluggable element 141, while the substrate includes protrusions to hold the pluggable element 141 in place.
- the permanent element 143 has dual probes 145 forming a two-pronged plug, while the remainder of the permanent element 143 has a uniform diameter with lateral protrusions 146 preventing the contact element 143 from being removed.
- the feedthrough 150 includes a pluggable element 151 identical to the pluggable element 112 of Fig. 13C, except the insert hole is not plated.
- the permanent element 152 includes a probe 154 with a slot cut to enable compression of the probe when connected.
- the permanent element 152 further includes two protruding disks 156 to strongly attach the permanent element to a substrate.
- Fig. 15 shows a cross-sectional view of a substrate layer 160 with the vertical feedthrough 150, as shown in Fig.
- the substrate 160 shown aligned to connect with a second substrate 162.
- the probe 154 of the vertical feedthrough mates with a plated through hole 164 in the second layer 162.
- a connection line 174 is provided in the second layer 162 for connecting the probe 154 in plated through hole 164 to plated holes 170 and probes 168 of the decoupling capacitor 166.
- the probes 168 are permanently attached to the substrate and locked in place with regions 171 laterally protruding from the probes 168.
- Registration rings 172 are provided on the probes 168 as well as the probe 154 to enable alignment of components when the ceramic tile is formed.
- Figs. 16A-16B show cross-sectional views illustrating a process for manufacturing a substrate with a spring clip 182 in a cavity provided for better securing the decoupling capacitor mounted as illustrated in Fig. 15.
- the permanently attached probes 168 have been formed in the substrate 160, and a sacrificial material 180 is provided in the opening for the capacitor with an opening forming the spring clip 182.
- the spring clip 182 is deposited on the sacrificial material 180 and masked to remove any excess plating.
- the sacrificial material 180 is then etched away as shown in Fig. 16B, leaving the spring clip attached to the substrate.
- Plating 184 is then provided in one embodiment to make electrical contact between the probes 168 and spring clip 182. Insertion of the capacitor 166 will compress the spring clip 182 to secure the decoupling capacitor 166 within the cavity and to assure electrical contact with the probes 168.
- the slot and spring clip are described for holding a capacitor, connector probes or other discrete elements such as a resistor or inductor can be inserted and held in place by the spring clip 182.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006541673A JP2007512540A (en) | 2003-11-26 | 2004-11-22 | How to make a vertical electrical feedthrough structure |
EP04812006A EP1690283A2 (en) | 2003-11-26 | 2004-11-22 | Methods for making vertical electrical feed through structures |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/723,263 | 2003-11-26 | ||
US10/723,269 US7024763B2 (en) | 2003-11-26 | 2003-11-26 | Methods for making plated through holes usable as interconnection wire or probe attachments |
US10/723,269 | 2003-11-26 | ||
US10/723,263 US20050108875A1 (en) | 2003-11-26 | 2003-11-26 | Methods for making vertical electric feed through structures usable to form removable substrate tiles in a wafer test system |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2005055369A2 true WO2005055369A2 (en) | 2005-06-16 |
WO2005055369A3 WO2005055369A3 (en) | 2005-11-24 |
Family
ID=34657400
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/039394 WO2005055369A2 (en) | 2003-11-26 | 2004-11-22 | Methods for making vertical electrical feed through structures |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1690283A2 (en) |
JP (1) | JP2007512540A (en) |
KR (1) | KR20060105033A (en) |
TW (1) | TW200524501A (en) |
WO (1) | WO2005055369A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010054463A (en) * | 2008-08-29 | 2010-03-11 | Shinko Electric Ind Co Ltd | Semiconductor inspection system and method for manufacturing the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6010962A (en) * | 1999-02-12 | 2000-01-04 | Taiwan Semiconductor Manufacturing Company | Copper chemical-mechanical-polishing (CMP) dishing |
US6110823A (en) * | 1993-11-16 | 2000-08-29 | Formfactor, Inc. | Method of modifying the thickness of a plating on a member by creating a temperature gradient on the member, applications for employing such a method, and structures resulting from such a method |
US6512842B1 (en) * | 1999-04-09 | 2003-01-28 | Advanced Micro Devices | Composition based association engine for image archival systems |
-
2004
- 2004-11-22 KR KR1020067012836A patent/KR20060105033A/en not_active Application Discontinuation
- 2004-11-22 EP EP04812006A patent/EP1690283A2/en not_active Withdrawn
- 2004-11-22 WO PCT/US2004/039394 patent/WO2005055369A2/en active Application Filing
- 2004-11-22 JP JP2006541673A patent/JP2007512540A/en not_active Withdrawn
- 2004-11-26 TW TW093136561A patent/TW200524501A/en unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6110823A (en) * | 1993-11-16 | 2000-08-29 | Formfactor, Inc. | Method of modifying the thickness of a plating on a member by creating a temperature gradient on the member, applications for employing such a method, and structures resulting from such a method |
US6010962A (en) * | 1999-02-12 | 2000-01-04 | Taiwan Semiconductor Manufacturing Company | Copper chemical-mechanical-polishing (CMP) dishing |
US6512842B1 (en) * | 1999-04-09 | 2003-01-28 | Advanced Micro Devices | Composition based association engine for image archival systems |
Also Published As
Publication number | Publication date |
---|---|
TW200524501A (en) | 2005-07-16 |
KR20060105033A (en) | 2006-10-09 |
WO2005055369A3 (en) | 2005-11-24 |
EP1690283A2 (en) | 2006-08-16 |
JP2007512540A (en) | 2007-05-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7479792B2 (en) | Methods for making plated through holes usable as interconnection wire or probe attachments | |
US20050108875A1 (en) | Methods for making vertical electric feed through structures usable to form removable substrate tiles in a wafer test system | |
DE60115437T2 (en) | TEST SYSTEM OF INTEGRATED CIRCUITS | |
TWI522622B (en) | Probe head for a microelectronic contactor assembly, and the method of forming the same | |
EP1570277B1 (en) | Method of making a socket to perform testing on integrated circuits and such a socket | |
KR101293348B1 (en) | Method to build a wirebond probe card in a many at a time fashion | |
US6903443B2 (en) | Semiconductor component and interconnect having conductive members and contacts on opposing sides | |
TW548756B (en) | Socket for mating with electronic component, particularly semiconductor device with spring packaging, for fixturing, testing, burning-in or operating such a component | |
US6215196B1 (en) | Electronic component with terminals and spring contact elements extending from areas which are remote from the terminals | |
US20060085976A1 (en) | Electroform spring built on mandrel transferable to other surface | |
EP1847834B1 (en) | Interposer, probe card and method for manufacturing interposer | |
WO1998050953A1 (en) | Electronic component having resilient contact elements at areas remote from corresponding terminals | |
JP2007173846A (en) | Semiconductor package assembly | |
JP4583213B2 (en) | How to make micro bumps on metal contact pads | |
US20070200575A1 (en) | Circuit and method for error test, recordation, and repair | |
WO2005055369A2 (en) | Methods for making vertical electrical feed through structures | |
KR19990021982A (en) | Contact carriers (tiles) for anchoring large substrates with spring contacts | |
CN112285395A (en) | Probe card and manufacturing method thereof | |
KR20080109270A (en) | Method for producing probe card | |
KR101301740B1 (en) | Method for producing probe card and probe card thereby | |
KR19990029047A (en) | Miniature Electronic Spring Contact Elements | |
KR20090039957A (en) | Method for producing probe card | |
KR20080109271A (en) | Method for producing probe card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200480034808.6 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004812006 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006541673 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020067012836 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004812006 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020067012836 Country of ref document: KR |