WO2005116831A3 - Processing capacity on demand - Google Patents

Processing capacity on demand Download PDF

Info

Publication number
WO2005116831A3
WO2005116831A3 PCT/US2005/015885 US2005015885W WO2005116831A3 WO 2005116831 A3 WO2005116831 A3 WO 2005116831A3 US 2005015885 W US2005015885 W US 2005015885W WO 2005116831 A3 WO2005116831 A3 WO 2005116831A3
Authority
WO
WIPO (PCT)
Prior art keywords
demand
processing capacity
processing
processing elements
modifiable
Prior art date
Application number
PCT/US2005/015885
Other languages
French (fr)
Other versions
WO2005116831A2 (en
Inventor
Deep Buch
Shivnandan Kaushik
Original Assignee
Intel Corp
Deep Buch
Shivnandan Kaushik
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp, Deep Buch, Shivnandan Kaushik filed Critical Intel Corp
Publication of WO2005116831A2 publication Critical patent/WO2005116831A2/en
Publication of WO2005116831A3 publication Critical patent/WO2005116831A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/50—Indexing scheme relating to G06F9/50
    • G06F2209/509—Offload

Abstract

Embodiments of the present invention relate to a system and method for providing processing capacity on demand. According to the embodiments, a processor package has a plurality of processing elements. One or more of the processing elements may be made active in response to increased demand for processing capacity based on modifiable authorization information.
PCT/US2005/015885 2004-05-19 2005-05-06 Processing capacity on demand WO2005116831A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/848,387 US7979699B2 (en) 2004-05-19 2004-05-19 Processing capacity on demand
US10/848,387 2004-05-19

Publications (2)

Publication Number Publication Date
WO2005116831A2 WO2005116831A2 (en) 2005-12-08
WO2005116831A3 true WO2005116831A3 (en) 2006-04-06

Family

ID=34970156

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/015885 WO2005116831A2 (en) 2004-05-19 2005-05-06 Processing capacity on demand

Country Status (3)

Country Link
US (2) US7979699B2 (en)
TW (1) TWI279728B (en)
WO (1) WO2005116831A2 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7353375B2 (en) * 2004-10-07 2008-04-01 Hewlett-Packard Development Company, L.P. Method and apparatus for managing processor availability using a microcode patch
US20100318973A1 (en) * 2009-06-10 2010-12-16 Tino Rautiainen Method and apparatus for providing dynamic activation of virtual platform sub-modules
US8484498B2 (en) 2010-08-26 2013-07-09 Advanced Micro Devices Method and apparatus for demand-based control of processing node performance
TWI454905B (en) * 2011-09-30 2014-10-01 Intel Corp Constrained boot techniques in multi-core platforms
WO2013072108A1 (en) * 2011-11-14 2013-05-23 Alcatel Lucent Baseband signal processing cluster
US8862909B2 (en) 2011-12-02 2014-10-14 Advanced Micro Devices, Inc. System and method for determining a power estimate for an I/O controller based on monitored activity levels and adjusting power limit of processing units by comparing the power estimate with an assigned power limit for the I/O controller
US8924758B2 (en) 2011-12-13 2014-12-30 Advanced Micro Devices, Inc. Method for SOC performance and power optimization
DE102017212252A1 (en) * 2017-07-18 2019-01-24 Robert Bosch Gmbh Method and device for initial programming of a slave computer
EP3732567A4 (en) * 2017-12-25 2021-08-04 Intel Corporation Pre-memory initialization multithread parallel computing platform

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010025312A1 (en) * 2000-01-27 2001-09-27 Toshinori Obata Information processing system
US20040199632A1 (en) * 2003-03-21 2004-10-07 Romero Francisco J. Assembly and method for balancing processors in a partitioned server

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5742759A (en) * 1995-08-18 1998-04-21 Sun Microsystems, Inc. Method and system for facilitating access control to system resources in a distributed computer system
US5884089A (en) * 1997-10-14 1999-03-16 Motorola, Inc. Method for calculating an L1 norm and parallel computer processor
US7130986B2 (en) * 2003-06-30 2006-10-31 Intel Corporation Determining if a register is ready to exchange data with a processing element
US7765388B2 (en) * 2003-09-17 2010-07-27 Broadcom Corporation Interrupt verification support mechanism
US7523157B2 (en) * 2003-09-25 2009-04-21 International Business Machines Corporation Managing a plurality of processors as devices
US7194614B2 (en) * 2004-03-09 2007-03-20 Inventec Corporation Boot swap method for multiple processor computer systems

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010025312A1 (en) * 2000-01-27 2001-09-27 Toshinori Obata Information processing system
US20040199632A1 (en) * 2003-03-21 2004-10-07 Romero Francisco J. Assembly and method for balancing processors in a partitioned server

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
ANONYMOUS: "Capacity Upgrade on Demand, Installing and Upgrading Processors", INTERNET ARTICLE, March 2001 (2001-03-01), pages I-VIII,1 - 26, XP002341783, Retrieved from the Internet <URL:http://publib16.boulder.ibm.com/pseries/en_US/infocenter/base/hardware_docs/pdf/380583.pdf> [retrieved on 20050823] *
ANONYMOUS: "IBM eserver iSeries ? Versatile, Multi-Environment Servers for the Era of e-business on demand", IBM HARDWARE ANNOUNCEMENT, IBM, US, 24 January 2003 (2003-01-24), XP002319319 *
ANONYMOUS: "Intel Celeron Processor Specification Update", INTERNET ARTICLE, September 2002 (2002-09-01), pages I-V,1-88, XP002357946, Retrieved from the Internet <URL:http://web.archive.org/web/20030429211147/http://developer.intel.com/design/celeron/specupdt/24374847.pdf> [retrieved on 20051208] *
HYDE J: "HOW TO MAKE PENTIUM PROS COOPERATE", BYTE, MCGRAW-HILL INC. ST PETERBOROUGH, US, vol. 21, no. 4, April 1996 (1996-04-01), pages 177 - 178, XP000586039, ISSN: 0360-5280 *
PARULKAR I ET AL: "A scalable, low cost design-for-test architecture for ulltraSPARC chip multi-processors", PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2002. ITC 2002. BALTIMORE, MD, OCT. 7-10, 2002, INTERNATIONAL TEST CONFERENCE, NEW YORK, NY : IEEE, US, 7 October 2002 (2002-10-07), pages 726 - 735, XP010609802, ISBN: 0-7803-7542-4 *

Also Published As

Publication number Publication date
TW200606721A (en) 2006-02-16
WO2005116831A2 (en) 2005-12-08
US20110246750A1 (en) 2011-10-06
US20050273601A1 (en) 2005-12-08
TWI279728B (en) 2007-04-21
US7979699B2 (en) 2011-07-12

Similar Documents

Publication Publication Date Title
WO2005116831A3 (en) Processing capacity on demand
WO2004051444A3 (en) Providing a secure execution mode in a pre-boot environment
WO2006023139A3 (en) Project management systems and methods
WO2007002089A3 (en) Identity information services, methods, devices, and systems
WO2007127037A3 (en) Parsing unstructured resources
WO2010004243A3 (en) Interrupt processing
TWI320536B (en) Method and system for finding an equivalent circuit representation for one or more elements in an integrated circuit, and computer program product thereof
WO2006115516A3 (en) Rights elevator
WO2006044858A8 (en) System and method for analyzing analyst recommendations on a single stock basis
WO2007096871A3 (en) Device, system and method of accessing a security token
WO2003042834A3 (en) Memory adapted to provide dedicated and or shared memory to multiple processors and method therefor
WO2008015458A3 (en) System and method for authenticating a workflow
WO2007120697A3 (en) Methods and apparatus for integrated circuit having multiple dies with at least one on chip capacitor
WO2007053668A3 (en) Providing a backing store in user-level memory
WO2010088028A3 (en) Software application verification
WO2002061612A3 (en) Data structure for information systems
WO2008155124A3 (en) Load balancing
WO2008127430A3 (en) Secure access to restricted resource
WO2008090374A3 (en) Trusted computing entities
WO2008039966A3 (en) Products and processes for processing information related to weather and other events
WO2008102230A3 (en) System and method for balancing information loads
WO2007038257A3 (en) A method and system for managing and organizing software package installations
WO2007130531A3 (en) Methods and systems for providing scalable authentication
WO2009155165A8 (en) Software reputation establishment and monitoring system and method
EP1830240A4 (en) Memory information protecting system, semiconductor memory, and method for protecting memory information

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

122 Ep: pct application non-entry in european phase