WO2005125191A1 - Video format detector and integrated circuit comprising such video format detector as well as method for distinguishing different standards and/or types of video formats - Google Patents

Video format detector and integrated circuit comprising such video format detector as well as method for distinguishing different standards and/or types of video formats Download PDF

Info

Publication number
WO2005125191A1
WO2005125191A1 PCT/IB2005/051863 IB2005051863W WO2005125191A1 WO 2005125191 A1 WO2005125191 A1 WO 2005125191A1 IB 2005051863 W IB2005051863 W IB 2005051863W WO 2005125191 A1 WO2005125191 A1 WO 2005125191A1
Authority
WO
WIPO (PCT)
Prior art keywords
reference pulse
horizontal reference
duration
video format
vertical
Prior art date
Application number
PCT/IB2005/051863
Other languages
French (fr)
Inventor
Michael Pietrzyk
Original Assignee
Philips Intellectual Property & Standards Gmbh
Koninklijke Philips Electronics N. V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Intellectual Property & Standards Gmbh, Koninklijke Philips Electronics N. V. filed Critical Philips Intellectual Property & Standards Gmbh
Priority to JP2007516097A priority Critical patent/JP5021464B2/en
Priority to EP05745182A priority patent/EP1762090A1/en
Publication of WO2005125191A1 publication Critical patent/WO2005125191A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/46Receiver circuitry for the reception of television signals according to analogue transmission standards for receiving on more than one standard at will
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41Structure of client; Structure of client peripherals
    • H04N21/426Internal components of the client ; Characteristics thereof
    • H04N21/42607Internal components of the client ; Characteristics thereof for processing the incoming bitstream
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/08Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division
    • H04N7/087Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division with signal insertion during the vertical blanking interval only
    • H04N7/088Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division with signal insertion during the vertical blanking interval only the inserted signal being digital

Definitions

  • Video format detector and integrated circuit comprising such video format detector as well as method for distinguishing different standards and/or types of video formats
  • the present invention relates in general to the field of integrated circuits for digital T[ele]Vi[sion] applications and is intended for distinguishing different standards and/or types of video formats in a digital video input stream by a video format detector comprising at least one horizontal reference pulse and - at least one vertical reference pulse, wherein the reference pulse is based on at least one high level and at least one low level.
  • the present invention further relates to a method for distinguishing different standards and/or types of video formats in such a digital video input stream.
  • prior art document US 6 108 046 a method and apparatus for automatically detecting the format of a H[igh]D[efinition]T[ele]Vi[sion] signal at a video encoder in order to allow proper encoding of the signal, including progressive and interlaced scan, and specific pixel and vertical line resolutions is disclosed.
  • a video format detector as described above with respect to the technical field is disclosed in prior art document EP 1 370 090 Al. This video format detector comprises a measurement stage for counting the number of pixels of a specific section of an input video stream, and a classification stage for determining the type of video format based on the number of pixels counted by the measurement stage.
  • the number of clock pulses between the horizontal reference pulses (line in prior art document US 6 108 046; rising edge or falling edge of Hsync oder SAV or EAV of 656 video stream in prior art document EP 1 370 090 Al) is determined; this number is used sole criterion; in particular, there is no analysis of the polarity of the reference pulses. Since the number of different standards and/or types of video formats has already been very high and is expected to increase further, the art of video format detection requires improvement compared to the prior art.
  • an object of the present invention is to provide a video format detector which is able to reliably recognize the rapidly rising number of different standards and/or types of video formats, in particular of different standards and/or types of H[igh]D[efinition] video sources.
  • the object of the present invention is achieved by a video format detector comprising the features of claim 1 , by an integrated circuit comprising the features of claim 7 as well as by a method comprising the features of claim 8.
  • Advantageous embodiments and expedient improvements of the present invention are disclosed in the respective dependent claims.
  • the present invention relates in general to the automatic detection of H[igh]D[efinition] video input standards and covers the field of integrated circuits for digital T[ele]V[ision] applications.
  • the present invention is based on the analysis and/or investigation of at leastone video data stream and is directed to the recognition of the standard and/or the type of such video data stream being provided by high definition video sources.
  • At least one horizontal] sync [hronization] pulse and/or at least one v[ertical]sync[hronization] pulse is sampled, for example hsync with at least one clock, vsync with Hsync.
  • the hsync is the reference signal, from which a clock signal or a clock pulse is derived that has got multiples of the input frequency, for instance with a factor of 2048 times higher, or parts of it.
  • the hsync signal and/or the vsync signal in particular the sampled at least one value of the hsync pulse and/or of the vsync pulse, is stored in at least one hardware register, in particular in at least one register unit.
  • the video format is determined on the basis of the sampled horizontal reference pulse(s) and/or on the basis of the sampled vertical reference pulse(s) by means of at least one evaluation step. For this reason in a preferred embodiment of the present invention the distance and/or the duration and/or the polarity of the horizontal reference pulse(s), in particular of the hsync pulse(s), is calculated.
  • the distance and/or the duration and/or the polarity of the vertical reference pulse(s), in particular of the vsync pulse(s), can optionally be calculated.
  • comparison of the calculated distance and/or of the duration and/or of the polarity of the horizontal reference pulse(s) respectively of the vertical reference pulse(s) with at least one reference value defines and gives the standard and/or the type of the digital video input stream, for example the H[igh]D[efinition]T[ele]V[ision] standard.
  • the time distance or time interval between the reference pulses is composed of the sum of the time distances or time intervals of the reference pulses H[igh Level] or L[ow Level]; in addition, the polarity of the reference pulses can be determined.
  • the method of differentiating or distinguishing different standards and/or types of video formats by way of the polarities of the horizontal and/or vertical time references is particularly practicable for systems where the horizontal and/or vertical time references are transmitted separately from the video data stream (such separation of the time references from the video stream normally occurs with digital video sources).
  • the width of the vertical time reference constitutes the preferred parameter.
  • the present invention finally relates to the use of at least one video format detector as described above and/or of at least one integrated circuit as described above and/or of the method as described above for the recognition of at least one standard and/or type of H[igh]D[efinition] video source referring to digital television, in particular to H[igh]D[efinition]T[ele]V[ision].
  • H[igh]D[efinition] video source referring to digital television, in particular to H[igh]D[efinition]T[ele]V[ision].
  • Fig. 2A schematically shows the first part, in particular the measurement part, of an embodiment of a video format detector according to the present invention, being operated according to the method of the present invention;
  • the horizontal reference pulses 10 and the vertical reference pulses 12 are extracted from the video data stream in advance.
  • the feature is used that some basic parameters of these reference pulses are TV standard specific, for example the duration or time period 16 of the horizontal reference pulse 10, the width 24 of the vertical reference pulse 12, the polarity 26 of the horizontal reference pulse 10 and/or the polarity 28 of the vertical reference pulse 12 (cf. figure 1).
  • At least one clock pulse 30o is provided by a time base unit 30 (cf. figure 2A), wherein the time base 30 of the clock is independent of the horizontal reference pulse 10, the number of clock pulses 30o being present during the high level 20 of the horizontal reference pulse 10 is counted by a first counter 40 (cf. figure 2A), the number of clock pulses 30o being present during the low level 22 of the horizontal reference pulse 10 is counted by a second counter 42 (cf. figure 2A), and the duration of the horizontal reference pulse 10 during the high level 20 and the duration of the horizontal reference pulse 10 during the low level 22 is added by an addition unit 70 (cf. figure 2B being the "right hand side" continuation of figure 2A).
  • the number of clock pulses 30o that are present during each level 20, 22 within one period 16 of the horizontal reference pulse 10 is counted.
  • the number of horizontal reference pulses 10 being present during the high level 20 of the vertical reference pulse 12 is counted by a third counter 44 (cf. figure 2A)
  • a fourth counter 46 cf. figure 2A
  • the duration of the vertical reference pulse 12 during the high level 20 and the duration of the vertical reference pulse 12 during the low level 22 is compared by a comparison unit 82 (cf.
  • the distance and or width 24 of the vertical reference pulse 12 is defined by the lower value of these durations.
  • the vertical reference pulse 12 the number of horizontal reference pulses 10 during each level 20, 22 within one duration or time period 18 of the vertical reference pulse 12 is counted.
  • the respective values of the four counters 40, 42, 44, 46 are periodically (Enable) stored in four assigned registers 50, 52, 54, 56.
  • the storing of the respective output signal 40o, 42o, 44o, 46o is enabled periodically by a respective enabling signal 60o, 62o, 64o, 66o provided by a respective enabling unit 60, 62, 64, 66.
  • the output signal 40o of the first counter 40 is stored in the first register unit 50
  • the output signal 42o of the second counter 42 is stored in the second register unit 52
  • the output signal 44o of the third counter 44 is stored in the third register unit 54
  • the output signal 46o of the fourth counter 46 is stored in the fourth register unit 56.
  • register units 50, 52, 54, 56 are shown on the right border of figure 2A as well as on the left border of figure 2B.
  • the content of these registers 50, 52, 54, 56 is used so as to evaluate the parameters which are specific for the HD video data stream standards.
  • an addition unit 70 is provided for firstly determining the period 16 of the horizontal reference pulse 10 by adding the duration of the horizontal reference pulse 10 being at high level 20 with the duration of the horizontal reference pulse 10 being at low level 22 because most of the standards and/or types can be distinguished by this parameter.
  • the number of clocks 30o during high level 20 being stored in the first register unit 50 and ⁇ representing the duration of the horizontal reference pulse 10 being at high level 20 and the number of clocks 30o during low level 22 being stored in the second register unit 52 and representing the duration of the horizontal reference pulse 10 being at low level 22 and are added.
  • a first comparator unit 80 is provided in series to the output terminal of the adder 70 in order to compare the determined period 16 of the horizontal reference pulse 10 with a reference value 90 of each standard and/or type of video format.
  • a final logical combination unit 86 is provided in series to the output terminal of the comparator 80 in order to create a desired output signal 86a, namely the H[igh]D[efinition] standard and/or the H[igh]D[efinition] type of the video format to be detected.
  • further parameters need to be checked as follows: One of these further parameters to be analyzed and/or investigated is the width 24of the vertical blanking interval.
  • the polarity 28 of this vertical blanking interval is not determined but the level 20, 22 that covers the lower time within one period 18 of the vertical reference pulse 12 always represents this vertical blanking period.
  • the register 54, 56 containing the lower value for the level 20, 22 of the vertical reference pulse 12 reflects the width 24 of the vertical blanking period.
  • the content of this register 54, 56 is used for comparison with the reference values for each standard.
  • a first minimum detection unit 72 for determining the distance and/or the width 24 and/or the polarity 28 of the vertical reference pulse 12 is provided.
  • a second comparator unit 82 is provided with this distance and/or the width 24 of the vertical reference pulse 12 as well as with a second reference value 92 of each standard and/or type of video format and compares the determined distance and/or width 24 with this second reference value 92.
  • the final logical combinator 86 is provided in series to the output terminal of the second comparator 82 in order to create the desired output signal 86a, namely the H[igh]D[efmition] standard and/or the H[igh]D[efmition] type of the video format to be detected.
  • the polarity 26 of the horizontal reference pulses 10 and/or - the polarity 28 of the vertical reference pulses 12 may be taken as further parameter(s) of analysis and/or of investigation.
  • the polarity 26, 28 can be determined. This polarity 26, 28 then has to be compared with the expected polarities for each standard.
  • a further (or second) minimum detection unit 74 for determining the polarity 26 of the horizontal reference pulse 10 is provided.
  • a third comparator unit 84 is provided — with this polarity 26 of the horizontal reference pulse 10, with the polarity 28 of the vertical reference pulse 12 as determined by the first minimum detector 72 as well as with a third reference value 94, namely with an expected polarity, of each standard and/or type of video format - and compares the determined polarities 26, 28 with this third reference value 94.
  • the final logical combinator 86 is provided in series to the output terminal of the third comparator 84 in order to create the desired output signal 86a, namely the H[igh]D[efmition] standard and/or the H[igh]D[efmition] type of the video format to be detected.

Abstract

In order to provide a video format detector (100) for distinguishing different standards and/or types of video formats in a digital video input stream comprising - at least one horizontal reference pulse (10) and - at least one vertical reference pulse (12), wherein the reference pulse (10, 12) is based on at least one high level (20) and at least one low level (22), this video format detector (100) as well as a corresponding method being able to reliably recognize the rapidly rising number of different standards and/or types of video formats, in particular of different standards and/or types of H[igh]D[efinition] video sources, it is proposed to provide (i) at least one measurement step, wherein -- the horizontal reference pulse (10) is sampled and/or -- the vertical reference pulse (12)is sampled and (ii) at least one evaluation step, wherein the video format is determined -- on the basis of the sampled horizontal reference pulse (10) and/or -- on the basis of the sampled vertical reference pulse (12).

Description

Video format detector and integrated circuit comprising such video format detector as well as method for distinguishing different standards and/or types of video formats
The present invention relates in general to the field of integrated circuits for digital T[ele]Vi[sion] applications and is intended for distinguishing different standards and/or types of video formats in a digital video input stream by a video format detector comprising at least one horizontal reference pulse and - at least one vertical reference pulse, wherein the reference pulse is based on at least one high level and at least one low level. The present invention further relates to a method for distinguishing different standards and/or types of video formats in such a digital video input stream.
In prior art document US 6 108 046 a method and apparatus for automatically detecting the format of a H[igh]D[efinition]T[ele]Vi[sion] signal at a video encoder in order to allow proper encoding of the signal, including progressive and interlaced scan, and specific pixel and vertical line resolutions is disclosed. A video format detector as described above with respect to the technical field is disclosed in prior art document EP 1 370 090 Al. This video format detector comprises a measurement stage for counting the number of pixels of a specific section of an input video stream, and a classification stage for determining the type of video format based on the number of pixels counted by the measurement stage. In these prior art documents, the number of clock pulses between the horizontal reference pulses (line in prior art document US 6 108 046; rising edge or falling edge of Hsync oder SAV or EAV of 656 video stream in prior art document EP 1 370 090 Al) is determined; this number is used sole criterion; in particular, there is no analysis of the polarity of the reference pulses. Since the number of different standards and/or types of video formats has already been very high and is expected to increase further, the art of video format detection requires improvement compared to the prior art. Starting from the disadvantages and shortcomings as described above and taking the prior art as discussed into account, an object of the present invention is to provide a video format detector which is able to reliably recognize the rapidly rising number of different standards and/or types of video formats, in particular of different standards and/or types of H[igh]D[efinition] video sources.
The object of the present invention is achieved by a video format detector comprising the features of claim 1 , by an integrated circuit comprising the features of claim 7 as well as by a method comprising the features of claim 8. Advantageous embodiments and expedient improvements of the present invention are disclosed in the respective dependent claims. The present invention relates in general to the automatic detection of H[igh]D[efinition] video input standards and covers the field of integrated circuits for digital T[ele]V[ision] applications. In particular, the present invention is based on the analysis and/or investigation of at leastone video data stream and is directed to the recognition of the standard and/or the type of such video data stream being provided by high definition video sources. In an essential embodiment of the present invention at least one horizontal] sync [hronization] pulse and/or at least one v[ertical]sync[hronization] pulse is sampled, for example hsync with at least one clock, vsync with Hsync. In this context, in TV applications often the hsync is the reference signal, from which a clock signal or a clock pulse is derived that has got multiples of the input frequency, for instance with a factor of 2048 times higher, or parts of it. Moreover according to an essential embodiment of the present invention, the hsync signal and/or the vsync signal, in particular the sampled at least one value of the hsync pulse and/or of the vsync pulse, is stored in at least one hardware register, in particular in at least one register unit. According to the method of the present invention, the video format is determined on the basis of the sampled horizontal reference pulse(s) and/or on the basis of the sampled vertical reference pulse(s) by means of at least one evaluation step. For this reason in a preferred embodiment of the present invention the distance and/or the duration and/or the polarity of the horizontal reference pulse(s), in particular of the hsync pulse(s), is calculated. Independently thereof or in connection therewith, the distance and/or the duration and/or the polarity of the vertical reference pulse(s), in particular of the vsync pulse(s), can optionally be calculated. According to a preferred embodiment of the present invention, comparison of the calculated distance and/or of the duration and/or of the polarity of the horizontal reference pulse(s) respectively of the vertical reference pulse(s) with at least one reference value defines and gives the standard and/or the type of the digital video input stream, for example the H[igh]D[efinition]T[ele]V[ision] standard. To summarize and in comparison with the prior art documents as discussed in the chapter "background and prior art" above, it may be an advantageous feature of the present invention that the time distance or time interval between the reference pulses is composed of the sum of the time distances or time intervals of the reference pulses H[igh Level] or L[ow Level]; in addition, the polarity of the reference pulses can be determined. In this context, the method of differentiating or distinguishing different standards and/or types of video formats by way of the polarities of the horizontal and/or vertical time references is particularly practicable for systems where the horizontal and/or vertical time references are transmitted separately from the video data stream (such separation of the time references from the video stream normally occurs with digital video sources). In the contrary case of the horizontal and/or vertical time references being part of the video data stream (which normally occurs with originally analog video sources), the width of the vertical time reference constitutes the preferred parameter. The present invention finally relates to the use of at least one video format detector as described above and/or of at least one integrated circuit as described above and/or of the method as described above for the recognition of at least one standard and/or type of H[igh]D[efinition] video source referring to digital television, in particular to H[igh]D[efinition]T[ele]V[ision]. As already discussed above, there are several options to embody as well as to improve the teaching of the present invention in an advantageous manner. To this aim, reference is made to the claims respectively dependent on claim 1 and on claim 8; further improvements, features and advantages of the present invention are explained below in more detail with reference to a preferred embodiment by way of example and to the accompanying drawings where
Fig 1 schematically shows a timing diagram (— > time t on the abscissa) of the digital video input stream comprising the horizontal reference pulses (= upper part of Fig. 1) as well as the vertical reference pulses (= lower part of Fig. 1); Fig. 2A schematically shows the first part, in particular the measurement part, of an embodiment of a video format detector according to the present invention, being operated according to the method of the present invention; and Fig. 2B schematically shows the second part (= the "right hand side" continuation of Fig. 2 A), in particular the evaluation part, of the video format detector of Fig. 2A, being operated according to the method of the present invention.
The same reference numerals are used for corresponding parts in Fig. 1, in Fig. 2A and in Fig. 2B. In the following, an example for analyzing and/or for investigating a video data stream as exemplified in figure 1 is given. Said video data stream comprises horizontal reference pulses 10 (= upper part of figure 1) as well as vertical reference pulses 12 (= lower part of figure 1) and is analyzed and/or investigated in an embodiment of a video format detection device 100 which is embedded in an integrated circuit 200. The horizontal reference pulses 10 and the vertical reference pulses 12 are extracted from the video data stream in advance. For a standard recognition, the feature is used that some basic parameters of these reference pulses are TV standard specific, for example the duration or time period 16 of the horizontal reference pulse 10, the width 24 of the vertical reference pulse 12, the polarity 26 of the horizontal reference pulse 10 and/or the polarity 28 of the vertical reference pulse 12 (cf. figure 1). In this context, the polarity 26 of the horizontal reference pulse 10 refers to the feature whether this time reference 10 takes up the high level 20 (= digital state "1") or the low level 22 (= digital state "0") during the dominant part of its duration or period 16; in an analogous manner, the polarity 28 of the vertical reference pulse 12 refers to the feature whether this time reference 12 takes up the high level 20 (= digital state "1") or the low level 22 (= digital state "0") during the dominant part of its duration or period 18. From this feature, it can be concluded whether there is the low level "0" or the high level " 1 " at the position denoted by the respective reference numeral 26, 28. In order to derive the above-mentioned parameters (duration or time period 16 of the horizontal reference pulse 10; width 24 of the vertical reference pulse 12; polarity 26 of the horizontal reference pulse 10; and/or polarity 28 of the vertical reference pulse 12), the shape of the horizontal reference pulses 10 and the shape of the vertical reference pulses 12 is analyzed and/or investigated. Since the reference pulses 10, 12 have only two levels, namely the high level 20 (= digital state "1") and the low level 22 (= digital state "0") respectively, this analysis and/or investigation is done by measurement of the time (duration or interval) each pulse stays at each level (cf. figure 1 and figure 2A). For determining the duration or period 16 of the horizontal reference pulse 10, at least one clock pulse 30o is provided by a time base unit 30 (cf. figure 2A), wherein the time base 30 of the clock is independent of the horizontal reference pulse 10, the number of clock pulses 30o being present during the high level 20 of the horizontal reference pulse 10 is counted by a first counter 40 (cf. figure 2A), the number of clock pulses 30o being present during the low level 22 of the horizontal reference pulse 10 is counted by a second counter 42 (cf. figure 2A), and the duration of the horizontal reference pulse 10 during the high level 20 and the duration of the horizontal reference pulse 10 during the low level 22 is added by an addition unit 70 (cf. figure 2B being the "right hand side" continuation of figure 2A). Thus the number of clock pulses 30o that are present during each level 20, 22 within one period 16 of the horizontal reference pulse 10 is counted. For determining the distance and/or width 24 of the vertical reference pulse 12, the number of horizontal reference pulses 10 being present during the high level 20 of the vertical reference pulse 12 is counted by a third counter 44 (cf. figure 2A), - the number of horizontal reference pulses 10 being present during the low level 22 of the vertical reference pulse 12 is counted by a fourth counter 46 (cf. figure 2A), and the duration of the vertical reference pulse 12 during the high level 20 and the duration of the vertical reference pulse 12 during the low level 22 is compared by a comparison unit 82 (cf. figure 2B), wherein the distance and or width 24 of the vertical reference pulse 12 is defined by the lower value of these durations. Thus in case of the vertical reference pulse 12 the number of horizontal reference pulses 10 during each level 20, 22 within one duration or time period 18 of the vertical reference pulse 12 is counted. As can be taken from figure 2A, the respective values of the four counters 40, 42, 44, 46 are periodically (Enable) stored in four assigned registers 50, 52, 54, 56. In other words, the storing of the respective output signal 40o, 42o, 44o, 46o is enabled periodically by a respective enabling signal 60o, 62o, 64o, 66o provided by a respective enabling unit 60, 62, 64, 66. In more detail, - the output signal 40o of the first counter 40 is stored in the first register unit 50, the output signal 42o of the second counter 42 is stored in the second register unit 52, the output signal 44o of the third counter 44 is stored in the third register unit 54, and the output signal 46o of the fourth counter 46 is stored in the fourth register unit 56. Thus, for each reference pulse 10, 12 a register 50 respectively 54 for the counter value 40o respectively 44o representing the time reference pulse 10 respectively 12 having high level 20 and a register 52 respectively 56 for the counter value 42o respectively 46o representing the time reference pulse 10 respectively 12 having low level 22 is used. The counters 40, 42, 44, 46 and the registers 50, 52, 54, 56 are embodied as hardware units. Merely for reasons of transition in viewing, the same four register units 50, 52, 54, 56 are shown on the right border of figure 2A as well as on the left border of figure 2B. Regarding the evaluation process as illustrated in figure 2B, the content of these registers 50, 52, 54, 56 is used so as to evaluate the parameters which are specific for the HD video data stream standards. By applying some calculations on the stored values, by comparison with reference values and by logical combination (cf. figure 2B) the received HD video standard can be derived. In the detailled embodiment as shown in figure 2B, an addition unit 70 is provided for firstly determining the period 16 of the horizontal reference pulse 10 by adding the duration of the horizontal reference pulse 10 being at high level 20 with the duration of the horizontal reference pulse 10 being at low level 22 because most of the standards and/or types can be distinguished by this parameter. For this aim, the number of clocks 30o during high level 20 being stored in the first register unit 50 and ~ representing the duration of the horizontal reference pulse 10 being at high level 20 and the number of clocks 30o during low level 22 being stored in the second register unit 52 and representing the duration of the horizontal reference pulse 10 being at low level 22 and are added. As can further be taken from figure 2B, a first comparator unit 80 is provided in series to the output terminal of the adder 70 in order to compare the determined period 16 of the horizontal reference pulse 10 with a reference value 90 of each standard and/or type of video format. A final logical combination unit 86 is provided in series to the output terminal of the comparator 80 in order to create a desired output signal 86a, namely the H[igh]D[efinition] standard and/or the H[igh]D[efinition] type of the video format to be detected. In case more than one input standard matches with the reference value, further parameters need to be checked as follows: One of these further parameters to be analyzed and/or investigated is the width 24of the vertical blanking interval. The polarity 28 of this vertical blanking interval is not determined but the level 20, 22 that covers the lower time within one period 18 of the vertical reference pulse 12 always represents this vertical blanking period. For this aim, the register 54, 56 containing the lower value for the level 20, 22 of the vertical reference pulse 12 reflects the width 24 of the vertical blanking period. The content of this register 54, 56 is used for comparison with the reference values for each standard. In the detailled embodiment as shown in figure 2B, a first minimum detection unit 72 for determining the distance and/or the width 24 and/or the polarity 28 of the vertical reference pulse 12 is provided. A second comparator unit 82 is provided with this distance and/or the width 24 of the vertical reference pulse 12 as well as with a second reference value 92 of each standard and/or type of video format and compares the determined distance and/or width 24 with this second reference value 92. The final logical combinator 86 is provided in series to the output terminal of the second comparator 82 in order to create the desired output signal 86a, namely the H[igh]D[efmition] standard and/or the H[igh]D[efmition] type of the video format to be detected. In case the width 24 of the vertical blanking period cannot be used as further parameter of analysis and/or of investigation, the polarity 26 of the horizontal reference pulses 10 and/or - the polarity 28 of the vertical reference pulses 12 may be taken as further parameter(s) of analysis and/or of investigation. By checking which one of the four registers 50, 52, 54, 56 for the horizontal reference signal 10 and for the vertical reference signal 12 contains the lower value, the polarity 26, 28 can be determined. This polarity 26, 28 then has to be compared with the expected polarities for each standard. In the detailled embodiment as shown in figure 2B, a further (or second) minimum detection unit 74 for determining the polarity 26 of the horizontal reference pulse 10 is provided. A third comparator unit 84 is provided — with this polarity 26 of the horizontal reference pulse 10, with the polarity 28 of the vertical reference pulse 12 as determined by the first minimum detector 72 as well as with a third reference value 94, namely with an expected polarity, of each standard and/or type of video format - and compares the determined polarities 26, 28 with this third reference value 94. The final logical combinator 86 is provided in series to the output terminal of the third comparator 84 in order to create the desired output signal 86a, namely the H[igh]D[efmition] standard and/or the H[igh]D[efmition] type of the video format to be detected. As described above, an advantageous way of choosing a kind of partitioning of steps, for example measurement (cf. figure 2A) by hardware and evaluation (cf. figure 2B) by software, significantly reduces the effort in hardware and keeps the functionality of the present invention flexible for further extensions.
LIST OF REFERENCE NUMERALS
100 video format detector
10 horizontal reference pulse
12 vertical reference pulse 16 (time) period of the horizontal reference pulse 10
18 (time) period of the vertical reference pulse 12
20 high level of the reference pulse 10, 12
22 low level of the reference pulse 10, 12
24 distance and/or width of the vertical reference pulse 12 26 polarity of the horizontal reference pulse 10
28 polarity of the vertical reference pulse 12
30 time base or time base unit
30o clock pulse of the time base 30
40 first counter 40o output signal of the first counter 40
42 second counter
42o output signal of the second counter 42
44 third counter
44o output signal of the third counter 44 46 fourth counter
46o output signal of the fourth counter 46
50 first register unit
52 second register unit
54 third register unit 56 fourth register unit
60 first enabling unit
60o enabling signal of the first enabling unit 60
62 second enabling unit
62o enabling signal of the second enabling unit 62 64 third enabling unit
64o enabling signal of the third enabling unit 64
66 fourth enabling unit o enabling signal of the third enabling unit 66 addition unit minimum detection unit, in particular first minimum detection unit second minimum detection unit comparator unit, in particular first comparator unit second comparator unit third comparator unit logical combination unito output signal of the logical combination unit 86, in particular standard and/or type of video format, more particularly H[igh]D[efinition] standard reference value, in particular first reference value second reference value third reference value0 integrated circuit time

Claims

CLAIMS:
1. Video format detector (100) for distinguishing different standards and/or types of video formats in a digital video input stream comprising
- at least one horizontal reference pulse (10) and
- at least one vertical reference pulse (12), wherein the reference pulse (10, 12) is based on at least one high level (20) and at least one low level (22), characterized by
- at least one time base (30) being independent of the horizontal reference pulse (10) and being designed for providing at least one clock pulse (30o),
- at least one first counter (40) for counting the duration of the horizontal reference pulse (10) being at the high level (20), in particular for counting the number of clock pulses (30o) being present during the high level (20) of the horizontal reference pulse
(10),
- at least one second counter (42) for counting the duration of the horizontal reference pulse (10) being at the low level (22), in particular for counting the number of clock pulses (30o) being present during the low level (22) of the horizontal reference pulse
(10),
- at least one third counter (44) for counting the duration of the vertical reference pulse (12) being at the high level (20), in particular for counting the number of horizontal reference pulses (10) being present during the high level (20) of the vertical reference pulse (12), and
- at least one fourth counter (46) for counting the duration of the vertical reference pulse (12) being at the low level (22), in particular for counting the number of horizontal reference pulses (10) being present during the low level (22) of the vertical reference pulse (12).
2. The video format detector according to claim 1 , characterized by - at least one first register unit (50) for storing the output signal (40o) of the first counter (40),
- at least one second register unit (52) for storing the output signal (42o) of the second counter (42), - at least one third register unit (54) for storing the output signal (44o) of the third counter (44), and
- at least one fourth register unit (56) for storing the output signal (46o) of the fourth counter (46).
3. The video format detector according to claim 2, characterized in that the storing of the output signal (40o, 42o, 44o, 46o) is enabled periodically, in particular by at least one enabling signal (60o, 62o, 64o, 66o) provided by at least one enabling unit (60, 62, 64, 66).
4. The video format detector according to at least one of claims 1 to 3, characterized by
- at least one addition unit (70) for determining the period (16) of the horizontal reference pulse (10), in particular by adding
~ the duration of the horizontal reference pulse (10) being at the high level (20) with — the duration of the horizontal reference pulse (10) being at the low level (22), and
- at least one comparator unit (80) for comparing the determined period (16) of the horizontal reference pulse (10) with at least one reference value (90) of each standard and/or type of video format.
5. The video format detector according to claim A, characterized by
- at least one minimum detection unit (72) for determining the distance and or the width (24) and/or the polarity (28) of the vertical reference pulse (12) and
- at least one second comparator unit (82) for comparing the determined distance and/or width (24) of the vertical reference pulse (12) with at least one second reference value (92) of each standard and/or type of video format.
6. The video format detector according to claim 4 or 5, characterized by
- at least one second minimum detection unit (74) for determining the polarity (26) of the horizontal reference pulse (10) and
- at least one third comparator unit (84) for comparing the determined polarity (26) of the horizontal reference pulse (10) and/or the determined polarity (28) of the vertical reference pulse (12) with at least one third reference value (94), in particular with at least one expected polarity, of each standard and/or type of video format.
7. Integrated circuit (200) comprising at least one video format detector (100) according to at least one of claims 1 to 6.
8. A method for distinguishing different standards and/or types of video formats in a digital video input stream
- with at least one horizontal reference pulse (10) and/or - with at least one vertical reference pulse (12), characterized by (i) at least one measurement step, wherein ~ the horizontal reference pulse (10) is sampled and/or
- the vertical reference pulse (12)is sampled and
(ii) at least one evaluation step, wherein the video format is determined ~ on the basis of the sampled horizontal reference pulse (10) and/or
- on the basis of the sampled vertical reference pulse (12).
9. The method according to claim 8, characterized in that the period (16) of the horizontal reference pulse (10) is determined and compared with at least one reference value (90) of each standard and/or type of video format, wherein for determining the period (16) of the horizontal reference pulse (10)
- at least one clock pulse (30o) is provided,
- the duration of the horizontal reference pulse (10) being at the high level (20) is counted, in particular the number of clock pulses (30o) being present during the high level (20) of the horizontal reference pulse (10) is counted,
- the duration of the horizontal reference pulse (10) being at the low level (22) is counted, in particular the number of clock pulses (30o) being present during the low level (22) of the horizontal reference pulse (10) is counted, and
- the duration of the horizontal reference pulse (10) being at the high level (20) and the duration of the horizontal reference pulse (10) being at the low level (22) is added.
10. The method according to claim 9, characterized in that the distance and/or width (24) of the vertical reference pulse (12) is determined and compared with at least one second reference value (92) of each standard and/or type of video format, wherein for determining the distance and/or width (24) of the vertical reference pulse (12)
- the duration of the vertical reference pulse (12) being at the high level (20) is counted, in particular the number of horizontal reference pulses (10) being present during the high level (20) of the vertical reference pulse (12) is counted,
- the duration of the vertical reference pulse (12) being at the low level (22) is counted, in particular the number of horizontal reference pulses (10) being present during the low level (22) of the vertical reference pulse (12) is counted, and
- the duration of the vertical reference pulse (12) being at the high level (20) and the duration of the vertical reference pulse (12) being at the low level (22) is compared, wherein the distance and/or width (24) of the vertical reference pulse (12) is defined by the lower value of these durations.
11. The method according to claim 9 or 10, characterized in that the polarity (26) of the horizontal reference pulse (10) and/or the polarity (28) of the vertical reference pulse (12) is determined and compared with at least one third reference value (94), in particular with at least one expected polarity, of each standard and/or type of video format, wherein
- for determining the polarity (26) of the horizontal reference pulse (10) the duration of the horizontal reference pulse (10) being at the high level (20) and the duration of the horizontal reference pulse (10) being at the low level (22) is compared, wherein the polarity (26) of the horizontal reference pulse (10) is defined by the lower value of these durations and/or - for determining the polarity (28) of the vertical reference pulse (12) the duration of the vertical reference pulse (12) being at the high level (20) and the duration of the vertical reference pulse (12) being at the low level (22) is compared, wherein the polarity (28) of the vertical reference pulse (12) is defined by the lower value of these durations.
12. Use of at least one video format detector (100) according to at least one of claims 1 to 6 and/or of at least one integrated circuit (200) according to claim 7 and/or of the method according to at least one of claims 8 to 11 for the recognition of at least one standard and/or type of H[igh]D[efmition] video source referring to digital television, in particular to H[igh]D[efmition]T[ele]V[ision].
PCT/IB2005/051863 2004-06-18 2005-06-08 Video format detector and integrated circuit comprising such video format detector as well as method for distinguishing different standards and/or types of video formats WO2005125191A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2007516097A JP5021464B2 (en) 2004-06-18 2005-06-08 Video format detector and integrated circuit comprising such a video format detector and method for identifying different standards and / or types of video formats
EP05745182A EP1762090A1 (en) 2004-06-18 2005-06-08 Video format detector and integrated circuit comprising such video format detector as well as method for distinguishing different standards and/or types of video formats

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04102811 2004-06-18
EP04102811.9 2004-06-18

Publications (1)

Publication Number Publication Date
WO2005125191A1 true WO2005125191A1 (en) 2005-12-29

Family

ID=34970203

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2005/051863 WO2005125191A1 (en) 2004-06-18 2005-06-08 Video format detector and integrated circuit comprising such video format detector as well as method for distinguishing different standards and/or types of video formats

Country Status (4)

Country Link
EP (1) EP1762090A1 (en)
JP (1) JP5021464B2 (en)
CN (1) CN101006719A (en)
WO (1) WO2005125191A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104717444A (en) * 2013-12-12 2015-06-17 中国航空工业集团公司第六三一研究所 Method of automatically converting video of multiple formats to VESA (Video Electronics Standards Association)-protocol 1920*1440-resolution 75Hz-frame rate video

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104717443B (en) * 2013-12-12 2017-08-25 中国航空工业集团公司第六三一研究所 Automatic switching method from many video formats to SMPTE274 agreement 1080i resolution videos
CN104717442B (en) * 2013-12-12 2018-02-09 中国航空工业集团公司第六三一研究所 Automatic switching method of more video formats to VESA agreement 1600X1200 resolution ratio 60Hz frame-rate videos
CN104717445B (en) * 2013-12-12 2017-11-24 中国航空工业集团公司第六三一研究所 Automatic switching method of more video formats to BT.656 agreement TSC-system formula videos
CN104717446B (en) * 2013-12-12 2017-10-24 中国航空工业集团公司第六三一研究所 Automatic switching method from many video formats to ITU656 agreement pal modes

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6108046A (en) * 1998-06-01 2000-08-22 General Instrument Corporation Automatic detection of HDTV video format
EP1370090A1 (en) * 2002-06-03 2003-12-10 Sony International (Europe) GmbH Video format detector
US20050052577A1 (en) * 2003-09-10 2005-03-10 Seth-Smith Nigel James Video signal format detector and generator system and method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08307856A (en) * 1995-05-09 1996-11-22 Hitachi Ltd Division display device with motion detection function
JP2002196736A (en) * 2000-12-26 2002-07-12 Seiko Epson Corp Projection size adjustment of projector according to aspect ratio
KR20040009815A (en) * 2002-07-26 2004-01-31 삼성전자주식회사 A liquid crystal display apparatus and a driving method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6108046A (en) * 1998-06-01 2000-08-22 General Instrument Corporation Automatic detection of HDTV video format
EP1370090A1 (en) * 2002-06-03 2003-12-10 Sony International (Europe) GmbH Video format detector
US20050052577A1 (en) * 2003-09-10 2005-03-10 Seth-Smith Nigel James Video signal format detector and generator system and method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104717444A (en) * 2013-12-12 2015-06-17 中国航空工业集团公司第六三一研究所 Method of automatically converting video of multiple formats to VESA (Video Electronics Standards Association)-protocol 1920*1440-resolution 75Hz-frame rate video
CN104717444B (en) * 2013-12-12 2017-11-24 中国航空工业集团公司第六三一研究所 Automatic switching method of more video formats to VESA agreement 1920X1440 resolution ratio 75Hz frame-rate videos

Also Published As

Publication number Publication date
JP2008503135A (en) 2008-01-31
CN101006719A (en) 2007-07-25
EP1762090A1 (en) 2007-03-14
JP5021464B2 (en) 2012-09-05

Similar Documents

Publication Publication Date Title
CN1190957C (en) Apparatus and method for detecting display mode
US8169542B2 (en) Automatic format identification of analog video input signals
US7599003B2 (en) Data slicer, data slicing method, and amplitude evaluation value setting method
EP0963120A3 (en) Automatic detection of HDTV video format
US6313881B1 (en) Signal processing for a picture signal
US20060209957A1 (en) Motion sequence pattern detection
EP1762090A1 (en) Video format detector and integrated circuit comprising such video format detector as well as method for distinguishing different standards and/or types of video formats
US6559837B1 (en) Image luminance detection and correction employing histograms
WO2005004489A1 (en) Block distortion detection device, block distortion detection method, and video signal processing device
US20070182851A1 (en) Synchronization detector of video signal processor and synchronization selector including the synchronization detector
KR100529421B1 (en) Video signal character converting device and method of the same
US20080232458A1 (en) Method and system for video encoding using noise level estimates from vertical blanking interval TV lines
CN1925593A (en) Allowable data signal processing device for interactive digital video system interface
US7382413B2 (en) Apparatus and method of extracting sync signal from analog composite video signal
US7705917B2 (en) Method and circuit for extracting synchronization signals in a video signal
US6967692B1 (en) Apparatus for processing luminance signal
KR20060008767A (en) Apparatus and method for identifying input signal of pdp tv component
CN101394515A (en) Video broadcast system, signal detector and method therefor
JP2005236587A (en) Video signal processing method and video signal processing program
JP2000041202A (en) Television system discrimination circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2005745182

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2007516097

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 200580027654.2

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2005745182

Country of ref document: EP