WO2006017296A1 - Dual panel pixel readout in an imager - Google Patents

Dual panel pixel readout in an imager Download PDF

Info

Publication number
WO2006017296A1
WO2006017296A1 PCT/US2005/024711 US2005024711W WO2006017296A1 WO 2006017296 A1 WO2006017296 A1 WO 2006017296A1 US 2005024711 W US2005024711 W US 2005024711W WO 2006017296 A1 WO2006017296 A1 WO 2006017296A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixels
panel
row
readout
signals
Prior art date
Application number
PCT/US2005/024711
Other languages
French (fr)
Inventor
Roger Panicacci
Original Assignee
Micron Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology, Inc. filed Critical Micron Technology, Inc.
Priority to JP2007521574A priority Critical patent/JP2008506341A/en
Priority to EP05769594A priority patent/EP1779651B1/en
Publication of WO2006017296A1 publication Critical patent/WO2006017296A1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/75—Circuitry for providing, modifying or processing image signals from the pixel array
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/40—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled
    • H04N25/41—Extracting pixel data from a plurality of image sensors simultaneously picking up an image, e.g. for increasing the field of view by combining the outputs of a plurality of sensors
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors

Definitions

  • the invention relates generally to imaging devices and more particularly to dual panel pixel readout in an imaging device.
  • a CMOS imager circuit includes a focal plane array of pixel cells, each one of the cells including a photosensor, for example, a photogate, photoconductor or a photodiode overlying a substrate for accumulating photo-generated charge in the underlying portion of the substrate.
  • Each pixel cell has a readout circuit that includes at least an output field effect transistor formed in the substrate and a charge storage region formed on the substrate connected to the gate of an output transistor.
  • the charge storage region may be constructed as a floating diffusion region.
  • Each pixel may include at least one electronic device such as a transistor for transferring charge from the photosensor to the storage region and one device, also typically a transistor, for resetting the storage region to a predetermined charge level prior to charge transference.
  • the active elements of a pixel cell perform the necessary functions of: (1) photon to charge conversion; (2) accumulation of image charge; (3) resetting the storage region to a known state before the transfer of charge to it; (4) transfer of charge to the storage region accompanied by charge amplification; (5) selection of a pixel for readout; and (6) output and amplification of a signal representing pixel charge.
  • Photo charge may be amplified when it moves from the initial charge accumulation region to the storage region.
  • the charge at the storage region is typically converted to a pixel output voltage by a source follower output transistor.
  • CMOS imagers of the type discussed above are generally known as discussed, for example, in U.S. Patent no. 6,140,630, U.S. Patent no. 6,376,868, U.S. Patent no. 6,310,366, U.S. Patent no. 6,326,652, U.S. Patent no. 6,204,524 and U.S. Patent no. 6,333,205, assigned to Micron Technology, Inc., which are hereby incorporated by reference in their entirety.
  • FIG. 1 illustrates a portion of a conventional CMOS imager 10.
  • the illustrated imager 10 includes an array of pixels 20 connected to a column sample and hold circuit 42 by pixel output lines 32.
  • the imager 10 also includes a row decoder and driver 40, column decoder 44, readout programmable gain amplifier (PGA) 50, an analog-to-digital converter (ADC) 55, an image processor 60 and a control circuit 70.
  • PGA programmable gain amplifier
  • ADC analog-to-digital converter
  • row lines RL connected to a row of pixels 20 are selectively activated by the row decoder and driver 40.
  • Each pixel 20 in the activated row outputs sequentially a reset V rs j- and pixel signal V s jg, not necessarily in that order, on a corresponding pixel output line 32.
  • the column sample and hold circuit 42 samples, holds and then outputs the reset V rs t and pixel signals V sl ⁇ to the amplifier 50 as selected by the column decoder 44.
  • a differential signal (V rs t-V s ig) is produced by the amplifier 50.
  • the differential signal is digitized by the analog-to-digital converter 55.
  • the analog-to-digital converter 55 supplies the digitized pixel signals to the image processor 60, which forms a digital image output.
  • every pixel 20 in a row is readout and input into the column sample and hold circuit 42, and then each column is serially (or sequentially) readout from the sample and hold circuit 42 for further processing.
  • An exemplary timing diagram of the pixel readout and serial column readout is illustrated in FIG. 2.
  • row processing time t r is equal to tp+ t cr , where tp is the time to readout the reset V rs j- and pixel signals V s jg from the pixel 20 and t cr is the column readout time (i.e., total time to readout each column in a serial manner).
  • An imager's frame rate (the inverse of the time required to readout an entire array) is dependent upon the row processing time t r . It is desirable to improve an imager's frame rate. If tp is 6 ⁇ secs and t ⁇ is 42.67 ⁇ secs (e.g., 2048 columns @ 48Mhz), row processing time t r is 48.67 ⁇ secs.
  • the invention provides an imager with decreased row processing time and improved frame rate.
  • Various exemplary embodiments of the invention provide an imager having two panels of pixels (i.e., the imager's rows of pixels are split into two panels) that are controllable by separate row decoders.
  • the dual panel architecture allows pipelining of pixel readout and column readout operations to improve the imager's frame rate.
  • the dual panel architecture may use a standard pixel configuration, a shared column and/or a shared row and column configuration.
  • FIG. 1 is a diagram of a CMOS imager
  • FIG. 2 is a timing diagram of the operation of the FIG. 1 imager
  • FIG. 3 is a diagram of another CMOS imager
  • FIG. 4 is a timing diagram of the operation of the FIG.3 imager
  • FIG. 5 is a diagram of a CMOS imager constructed in accordance with an exemplary embodiment of the invention.
  • FIG. 6 is an exemplary timing diagram of the operation of the FIG. 5 imager
  • FIG. 7 is a diagram of a CMOS imager constructed in accordance with another exemplary embodiment of the invention.
  • FIG. 8 is a diagram of a CMOS imager constructed in accordance with yet another exemplary embodiment of the invention.
  • FIG. 9 shows a processor system incorporating at least one imaging device constructed in accordance with an embodiment of the invention.
  • FIG. 3 shows an imager 110 having a shared pixel architecture. That is, two neighboring pixels 120a, 120b in the same row share readout circuitry such that their reset and pixel signals can be output to the same column's pixel output line 132. This is done to improve fill factor of the pixels 120a, 120b, but as is discussed below with respect to FIG. 4, it does not improve row processing time.
  • the illustrated imager 110 includes a column sample and hold circuit 142 connected to the pixel output lines 132 by multiplexers 134. Multiplexers 134 are required to ensure that the signals from each pixel 120a, 120b are sampled and held by appropriate circuitry within the column sample and hold circuitry 142.
  • the imager 110 also includes a row decoder and driver 140, column decoder 144, readout programmable gain amplifier (PGA) 150, an analog-to-digital converter (ADC) 155, an image processor 160 and a control circuit 170.
  • PGA readout programmable gain amplifier
  • ADC analog-to-digital converter
  • row lines RL connected to a row of pixels 120a, 120b are selectively and sequentially activated by the row decoder and driver 140.
  • Each pair of pixels 120a, 120b in the activated row outputs its reset V rs t and pixel signals V s ig onto a corresponding pixel output line 132 (at appropriate separate reset and pixel readout stages).
  • the multiplexer 134 ensures that the column sample and hold circuitry 142 inputs the reset and pixel signals V rs t, V s jg from the pixels 120a, 120b in the correct order.
  • the column sample and hold circuit 142 samples, holds and then outputs the reset V rs t and pixel signals V s ig to the amplifier 150 as selected by the decoder 144.
  • a differential signal (V rs t-V s ig) is produced by the amplifier 150.
  • the differential signal is digitized by the analog-to- digital converter 155.
  • the analog-to-digital converter 155 supplies the digitized pixel signals to the image processor 160, which forms a digital image output.
  • every pair of pixels 120a, 120b in a row is readout and input into the column sample and hold circuit 142, and then each column is serially (or sequentially) readout from the sample and hold circuit 142 for further processing.
  • An exemplary timing diagram of the pixel readout and serial column readout of the imager 110 is illustrated in FIG. 4. As can be seen from FIG. 4,
  • row processing time t r is equal to t a + tt ⁇ + t cr , where t a is the time to readout the reset V rs t and pixel signals V s jg from the first pixel 120a, tfc, is the time to readout the reset V rS ⁇ - and pixel signals V s jg from the second pixel 120b, and t cr is the column readout time (i.e., total time to readout each column in a serial manner).
  • t a is 6 ⁇ secs
  • ty is 6 ⁇ secs
  • t cr is 42.67 ⁇ secs (e.g., 2048 columns @ 48Mhz)
  • row processing time t r is 54.67 ⁇ secs.
  • These architectures also contain column parallel gain circuits, which have storage capacitors at the amplifier output. In operation, after the signal is amplified, a subsequent analog-to-digital conversion step is performed. During the conversion, the sample and hold circuits prior to the gain circuits are available for reading out the next row of pixels. Thus, pipelined pixel readout with analog- to-digital conversion is possible. Unfortunately, with serial column readout and analog-to-digital conversion, the next row of pixels to be readout cannot be processed until the current sampled row is readout completely. As such, the existing pipelining architecture is not desirable.
  • FIG. 5 illustrates a CMOS imager 210 constructed in accordance with an exemplary embodiment of the invention.
  • the illustrated imager 210 uses a unique configuration and pipelining to improve row processing time and frame rate without increasing column circuitry complexity and area used.
  • the illustrated imager 210 uses a dual panel pixel array 212, consisting of a first panel 212a and a second panel 212b, and separate dedicated row decoders and drivers 240a, 240b to operate the panels in a manner that allows pixel readout and column readout to be pipelined (described below in more detail with respect to FIG. 6).
  • the illustrated imager 210 has a shared pixel architecture. That is, two neighboring pixels 220a, 220b in the same row share readout circuitry such that their reset and pixel signals can be output to the same column's pixel output line 232. This is done to improve fill factor of the pixels 220a, 220b.
  • the imager 210 also includes a column sample and hold circuit 242 connected to the pixel output lines 232 by multiplexers 234. Multiplexers 234 ensure that the V rs t, V s ig signals from each pixel 220a, 220b are sampled and held by appropriate circuitry within the column sample and hold circuitry 242.
  • the imager 210 also includes a column decoder 244, readout programmable gain amplifier (PGA) 250, an analog- to-digital converter (ADC) 255, an image processor 260 and a control circuit 270.
  • the column decoder 244 generates column addresses to address the columns associated with the first panel 212a and the second panel 212b.
  • the column sample and hold circuitry 242 also has separate controls for the first and second panels 212a, 212b.
  • row lines RLa connected to a row of pixels 220a, 220b in the first panel 212a are selectively activated by the first row decoder and driver 240a.
  • Each pair of pixels 220a, 220b in the activated row outputs its reset V rs t and pixel signals V s ig onto a corresponding pixel output line 232 (at appropriate separate reset and pixel readout stages).
  • the multiplexer 234 ensures that the column sample and hold circuitry 242 inputs the reset signal V rsj - from the first pixel 220a, followed by the pixel signal V s jg from the first pixel 220a of the pair.
  • the multiplexer 234 then ensures that the column sample and hold circuitry 242 inputs the reset signal V rs t from the second pixel 220b, followed by the pixel signal V s ig from the second pixel 220b of the pair.
  • row lines RLb connected to a row of pixels 220a, 220b in the second panel 212b are selectively activated by the second row decoder and driver 240b.
  • Each pair of pixels 220a, 220b in the activated row outputs its reset and pixel signals V rs t, V s jg onto a corresponding pixel output line 232 (at appropriate separate reset and pixel readout stages).
  • the multiplexer 234 ensures that the column sample and hold circuitry 242 initially inputs the reset signal V rs t from the first pixel 220a, followed by the pixel signal V s ig from the first pixel 220a of the pair.
  • the multiplexer 234 then ensures that the column sample and hold circuitry 242 inputs the reset signal V rs t from the second pixel 220b, followed by the pixel signal V s jg from the second pixel 220b of the pair.
  • the column sample and hold circuit 242 samples, holds and outputs, to title amplifier 250, the reset V rs t and pixel signals V s ig from the first panel 212a and the second panel 212b (described below with respect to FIG. 6).
  • a differential signal (V rS fV s ig) is produced by the amplifier 250.
  • the differential signal is digitized by the analog-to-digital converter 255.
  • the analog-to-digital converter 255 supplies the digitized pixel signals to the image processor 260, which forms a digital image output.
  • row processing time t r has been reduced to the column readout time t cr , which is a vast improvement over other imagers row processing times. If t cr is 42.67 ⁇ secs (e.g., 2048 columns @ 48Mhz), row processing time t r is 42.67 ⁇ secs. This reduced row processing time t r yields an improved frame rate for the imager 210 of the invention.
  • FIG. 7 is a diagram of a CMOS imager 310 constructed in accordance with another exemplary embodiment of the invention.
  • the illustrated imager 310 uses the unique dual panel array 312 configuration and pipelining to improve row processing time and frame rate without increasing column circuitry complexity and area used.
  • the illustrated imager 310 uses a dual panel array 312, consisting of a first panel 312a and a second panel 312b, and separate dedicated row decoders and drivers 340a, 340b to operate the panels in a manner that allows pixel readout and column readout to be pipelined.
  • the imager 310 includes panels 312a, 312b using the conventional non-shared pixel configuration illustrated in FIG. 1. It should be noted that because the imager 310 uses the dual panel array 312, respective row decoders and drivers 340a, 340b and pipelining, the imager 310 will have improved row processing time and frame rate as illustrated in FIG. 6.
  • the illustrated imager 310 also includes a column sample and hold circuit 342 connected to each column of pixels 320 by pixel output lines 332. Multiplexers are not required because each column of pixels has its own output circuitry and pixel output line 332.
  • the imager 310 also includes a column decoder 344, readout programmable gain amplifier (PGA) 350, an analog-to-digital converter (ADC) 355, an image processor 360 and a control circuit 370.
  • PGA readout programmable gain amplifier
  • ADC analog-to-digital converter
  • the column decoder 344 generates column addresses to address the columns associated with the first panel 312a and the columns associated with the second panel 312b.
  • the column sample and hold circuitry 342 also has separate controls for the first and second panels 312a, 312b.
  • row lines RLa connected to a row of pixels 320 in the first panel 312a are selectively activated by the first row decoder and driver 340a.
  • Each pixel 320 in the activated row outputs its reset V rs t and pixel signals V s jg onto a corresponding pixel output line 332 (at appropriate separate reset and pixel readout stages).
  • row lines RLb connected to a row of pixels 320 in the second panel 312b are selectively activated by the second row decoder and driver 340b.
  • Each pixel 320 in the activated row outputs its reset V rs t and pixel signals V s j ⁇ onto a corresponding pixel output line 332 (at appropriate separate reset and pixel readout stages).
  • the column sample and hold circuit 342 samples, holds and outputs, to the amplifier 350, the reset V rs t and pixel signals V s jg from the first panel 312a and the second panel 312b as described above with respect to FIG. 6.
  • a differential signal (V rS fV s ig) is produced by the amplifier 350.
  • the differential signal is digitized by the analog-to-digital converter 355.
  • the analog-to-digital converter 355 supplies the digitized pixel signals to the image processor 360, which forms a digital image output.
  • FIG. 8 is a diagram of a CMOS imager 410 constructed in accordance with yet another exemplary embodiment of the invention.
  • the illustrated imager 410 uses a unique configuration and pipelining to improve row processing time and frame rate without increasing column circuitry complexity and area used.
  • the illustrated imager 410 uses a dual panel array 412, consisting of a first panel 412a and a second panel 412b, and separate dedicated row decoders and drivers 440a, 440b to operate the panels in a manner that allows pixel readout and column readout to be pipelined.
  • the illustrated imager 410 has a combined shared-row/column pixel readout architecture such as one of the architectures disclosed in application nos. 10/721,190 and 10/721,191, also assigned to Micron Technology, Inc., the disclosures of which are hereby incorporated by reference in their entirety. That is, two neighboring pixels 420a, 420b in a row and two neighboring pixels 420c, 42Od in the adjacent row share readout circuitry such that their reset and pixel signals can be output to the same column's pixel output line 432. This is done to improve fill factor of the pixels 420a, 420b, 420c, 42Od.
  • the imager 410 also includes a column sample and hold circuit 442 connected to the pixel output lines 432 by multiplexers 434. Multiplexers 434 are required to ensure that the signals from each pixel 420a, 420b, 420c, 42Od are sampled and held by appropriate circuitry within the column sample and hold circuitry 442.
  • the imager 410 also includes a column decoder 444, readout programmable gain amplifier (PGA) 450, an analog-to-digital converter (ADC) 455, an image processor 460 and a control circuit 470.
  • PGA readout programmable gain amplifier
  • ADC analog-to-digital converter
  • the column decoder 444 generates column addresses to address the columns associated with the first panel 412a and the columns associated with the second panel 412b. Similar to the other embodiments of the invention, the column sample and hold circuitry 442 also has separate controls for the first and second panels 412a, 412b.
  • row lines RLa connected to a row of pixels 420a, 420b in the first panel 412a are selectively activated by the first row decoder and driver 440a.
  • Each pair of pixels 420a, 420b in the activated row outputs its reset V rs t and pixel signals V s jg onto a corresponding pixel output line 432 (at appropriate separate reset and pixel readout stages).
  • Row lines RLa connected to the adjacent row of pixels 420c, 42Od in the first panel 412a are selectively activated by the first row decoder and driver 440a.
  • Each pair of pixels 420c, 420d, in the activated adjacent row also outputs its reset V rs t and pixel signals V s jg onto a corresponding pixel output line 432 (at appropriate separate reset and pixel readout stages).
  • row lines RLb connected to a row of pixels 420a, 420b in the second panel 412b are selectively activated by the second row decoder and driver 440b.
  • Each pair of pixels 420a, 420b in the activated row outputs its reset V rS (- and pixel signals V 8 ⁇ g onto a corresponding pixel output line 432 (at appropriate separate reset and pixel readout stages).
  • Row lines RLb connected to the adjacent row of pixels 420c, 42Od in the second panel 412b are selectively activated by the second row decoder and driver 440b.
  • Each pair of pixels 420c, 42Od, in the activated adjacent row also outputs its reset V rs t and pixel signals V s ig onto a corresponding pixel output line 432 (at appropriate separate reset and pixel readout stages).
  • the column sample and hold circuit 442 samples, holds and outputs, to the amplifier 450, the reset V rs t and pixel signals V s ig from the first panel 412a and the second panel 412b in the pipelined manner described above with respect to FIG. 6.
  • a differential signal (V rs t-V s ig) is produced by the amplifier 450.
  • the differential signal is digitized by the analog- to-digital converter 455.
  • the analog-to-digital converter 455 supplies the digitized pixel signals to the image processor 460, which forms a digital image output.
  • the present invention has the additional benefit of reducing the loading on the row decoder/driver circuits. Reduced loading leads to faster pixel readout times. Timing to the separate row decoders and drivers can be made the same in the case that pipelined pixel readout id not desired or required.
  • the invention can utilize many panel configurations and is not to be limited to a dual panel construction. That is, the panels used in the invention can comprise 2, 3, 4, or more panels as deemed appropriate for the application. All that is required is that each panel be driven by its own row decoder and that the column S/H circuitry and control circuitry be configured to operate the panels as described above.
  • FIG. 9 shows system 900, a typical processor system modified to include an imaging device 908 constructed in accordance with an embodiment of the invention (i.e., imagers 210, 310, 410 described above).
  • the processor-based system 900 is exemplary of a system having digital circuits that could include image sensor devices. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system, and data compression system.
  • System 900 for example a camera system, generally comprises a central processing unit (CPU) 902, such as a microprocessor, that communicates with an input/output (I/O) device 906 over a bus 904.
  • Imaging device 908 also communicates with the CPU 902 over the bus 904.
  • the processor-based system 900 also includes random access memory (RAM) 910, and can include removable memory 915, such as flash memory, which also communicate with the CPU 902 over the bus 904.
  • the imaging device 908 may be combined with a processor, such as a CPU, digital signal processor, or microprocessor, with or without memory storage on a single integrated circuit or on a different chip than the processor.
  • a method of integrating an imaging device comprises fabricating an array of pixels in at least two panels and fabricating a readout circuit coupled to the panel, the readout circuit enabling pipelined readout of the panels.

Abstract

An imager having two panels of pixels (i.e., the imager's rows of pixels are split into two panels) that are controllable by separate row decoders. The dual panel architecture allows pipelining of pixel readout and column readout operations to improve the imager's frame rate. The dual panel architecture may use a standard pixel configuration, a shared column and/or a shared row and column configuration.

Description

DUAL PANEL PIXEL READOUT IN AN IMAGER
FIELD OF THE INVENTION
[0001] The invention relates generally to imaging devices and more particularly to dual panel pixel readout in an imaging device.
BACKGROUND
[0002] A CMOS imager circuit includes a focal plane array of pixel cells, each one of the cells including a photosensor, for example, a photogate, photoconductor or a photodiode overlying a substrate for accumulating photo-generated charge in the underlying portion of the substrate. Each pixel cell has a readout circuit that includes at least an output field effect transistor formed in the substrate and a charge storage region formed on the substrate connected to the gate of an output transistor. The charge storage region may be constructed as a floating diffusion region. Each pixel may include at least one electronic device such as a transistor for transferring charge from the photosensor to the storage region and one device, also typically a transistor, for resetting the storage region to a predetermined charge level prior to charge transference.
[0003] In a CMOS imager, the active elements of a pixel cell perform the necessary functions of: (1) photon to charge conversion; (2) accumulation of image charge; (3) resetting the storage region to a known state before the transfer of charge to it; (4) transfer of charge to the storage region accompanied by charge amplification; (5) selection of a pixel for readout; and (6) output and amplification of a signal representing pixel charge. Photo charge may be amplified when it moves from the initial charge accumulation region to the storage region. The charge at the storage region is typically converted to a pixel output voltage by a source follower output transistor.
[0004] CMOS imagers of the type discussed above are generally known as discussed, for example, in U.S. Patent no. 6,140,630, U.S. Patent no. 6,376,868, U.S. Patent no. 6,310,366, U.S. Patent no. 6,326,652, U.S. Patent no. 6,204,524 and U.S. Patent no. 6,333,205, assigned to Micron Technology, Inc., which are hereby incorporated by reference in their entirety.
[0005] FIG. 1 illustrates a portion of a conventional CMOS imager 10. The illustrated imager 10 includes an array of pixels 20 connected to a column sample and hold circuit 42 by pixel output lines 32. The imager 10 also includes a row decoder and driver 40, column decoder 44, readout programmable gain amplifier (PGA) 50, an analog-to-digital converter (ADC) 55, an image processor 60 and a control circuit 70.
[0006] Under the control of the control circuit 70, row lines RL connected to a row of pixels 20 are selectively activated by the row decoder and driver 40. Each pixel 20 in the activated row outputs sequentially a reset Vrsj- and pixel signal Vsjg, not necessarily in that order, on a corresponding pixel output line 32. The column sample and hold circuit 42 samples, holds and then outputs the reset Vrst and pixel signals Vslσ to the amplifier 50 as selected by the column decoder 44. A differential signal (Vrst-Vsig) is produced by the amplifier 50. The differential signal is digitized by the analog-to-digital converter 55. The analog-to-digital converter 55 supplies the digitized pixel signals to the image processor 60, which forms a digital image output.
[0007] Thus, every pixel 20 in a row is readout and input into the column sample and hold circuit 42, and then each column is serially (or sequentially) readout from the sample and hold circuit 42 for further processing. An exemplary timing diagram of the pixel readout and serial column readout is illustrated in FIG. 2. As can be seen from FIG. 2, row processing time tr is equal to tp+ tcr, where tp is the time to readout the reset Vrsj- and pixel signals Vsjg from the pixel 20 and tcr is the column readout time (i.e., total time to readout each column in a serial manner). An imager's frame rate (the inverse of the time required to readout an entire array) is dependent upon the row processing time tr. It is desirable to improve an imager's frame rate. If tp is 6 μsecs and t^ is 42.67 μsecs (e.g., 2048 columns @ 48Mhz), row processing time tr is 48.67 μsecs.
[0008] Accordingly, there is a desire to decrease row processing time so that an imager's frame rate can be improved.
SUMMARY
[0009] The invention provides an imager with decreased row processing time and improved frame rate. [0010] Various exemplary embodiments of the invention provide an imager having two panels of pixels (i.e., the imager's rows of pixels are split into two panels) that are controllable by separate row decoders. The dual panel architecture allows pipelining of pixel readout and column readout operations to improve the imager's frame rate. The dual panel architecture may use a standard pixel configuration, a shared column and/or a shared row and column configuration.
BRIEF DESCRIPTION OF THE DRAWINGS
[0011] The foregoing and other advantages and features of the invention will become more apparent from the detailed description of exemplary embodiments provided below with reference to the accompanying drawings in which:
[0012] FIG. 1 is a diagram of a CMOS imager;
[0013] FIG. 2 is a timing diagram of the operation of the FIG. 1 imager;
[0014] FIG. 3 is a diagram of another CMOS imager;
[0015] FIG. 4 is a timing diagram of the operation of the FIG.3 imager;
[0016] FIG. 5 is a diagram of a CMOS imager constructed in accordance with an exemplary embodiment of the invention;
[0017] FIG. 6 is an exemplary timing diagram of the operation of the FIG. 5 imager;
[0018] FIG. 7 is a diagram of a CMOS imager constructed in accordance with another exemplary embodiment of the invention; [0019] FIG. 8 is a diagram of a CMOS imager constructed in accordance with yet another exemplary embodiment of the invention; and
[0020] FIG. 9 shows a processor system incorporating at least one imaging device constructed in accordance with an embodiment of the invention.
DETAILED DESCRIPTION
[0021] Referring to the figures, where like reference numbers designate like elements, FIG. 3 shows an imager 110 having a shared pixel architecture. That is, two neighboring pixels 120a, 120b in the same row share readout circuitry such that their reset and pixel signals can be output to the same column's pixel output line 132. This is done to improve fill factor of the pixels 120a, 120b, but as is discussed below with respect to FIG. 4, it does not improve row processing time.
[0022] The illustrated imager 110 includes a column sample and hold circuit 142 connected to the pixel output lines 132 by multiplexers 134. Multiplexers 134 are required to ensure that the signals from each pixel 120a, 120b are sampled and held by appropriate circuitry within the column sample and hold circuitry 142. The imager 110 also includes a row decoder and driver 140, column decoder 144, readout programmable gain amplifier (PGA) 150, an analog-to-digital converter (ADC) 155, an image processor 160 and a control circuit 170.
[0023] Under the control of the control circuit 170, row lines RL connected to a row of pixels 120a, 120b are selectively and sequentially activated by the row decoder and driver 140. Each pair of pixels 120a, 120b in the activated row outputs its reset Vrst and pixel signals Vsig onto a corresponding pixel output line 132 (at appropriate separate reset and pixel readout stages). The multiplexer 134 ensures that the column sample and hold circuitry 142 inputs the reset and pixel signals Vrst, Vsjg from the pixels 120a, 120b in the correct order.
[0024] The column sample and hold circuit 142, samples, holds and then outputs the reset Vrst and pixel signals Vsig to the amplifier 150 as selected by the decoder 144. A differential signal (Vrst-Vsig) is produced by the amplifier 150. The differential signal is digitized by the analog-to- digital converter 155. The analog-to-digital converter 155 supplies the digitized pixel signals to the image processor 160, which forms a digital image output.
[0025] Thus, every pair of pixels 120a, 120b in a row is readout and input into the column sample and hold circuit 142, and then each column is serially (or sequentially) readout from the sample and hold circuit 142 for further processing. An exemplary timing diagram of the pixel readout and serial column readout of the imager 110 is illustrated in FIG. 4. As can be seen from FIG. 4, row processing time tr is equal to ta+ ttø + tcr, where ta is the time to readout the reset Vrst and pixel signals Vsjg from the first pixel 120a, tfc, is the time to readout the reset VrS{- and pixel signals Vsjg from the second pixel 120b, and tcr is the column readout time (i.e., total time to readout each column in a serial manner). If ta is 6 μsecs, ty is 6 μsecs and tcr is 42.67 μsecs (e.g., 2048 columns @ 48Mhz), row processing time tr is 54.67 μsecs.
[0026] Thus, even though fill factor has improved, the row processing time of the imager 110 (FIG. 3) has increased, which has decreased the imager's 110 frame rate. This results from the serial readout of the first and second pixels 120a, 120b, followed by the serial column readout operation. It is desirable to improve the imager 110 such that it maintains its improved fill factor, yet also has improved row processing time and frame rate.
[0027] To make the imager's 110 frame rate insensitive to the increased time for pixel readout, it is proposed to pipeline the pixel readout and column readout sequences rather than having them occur serially. Existing pipelining architectures require extra sample and hold circuits per column. This increased column complexity requires additional chip area, which is undesirable.
[0028] These architectures also contain column parallel gain circuits, which have storage capacitors at the amplifier output. In operation, after the signal is amplified, a subsequent analog-to-digital conversion step is performed. During the conversion, the sample and hold circuits prior to the gain circuits are available for reading out the next row of pixels. Thus, pipelined pixel readout with analog- to-digital conversion is possible. Unfortunately, with serial column readout and analog-to-digital conversion, the next row of pixels to be readout cannot be processed until the current sampled row is readout completely. As such, the existing pipelining architecture is not desirable.
[0029] FIG. 5 illustrates a CMOS imager 210 constructed in accordance with an exemplary embodiment of the invention. The illustrated imager 210 uses a unique configuration and pipelining to improve row processing time and frame rate without increasing column circuitry complexity and area used. The illustrated imager 210 uses a dual panel pixel array 212, consisting of a first panel 212a and a second panel 212b, and separate dedicated row decoders and drivers 240a, 240b to operate the panels in a manner that allows pixel readout and column readout to be pipelined (described below in more detail with respect to FIG. 6).
[0030] The illustrated imager 210 has a shared pixel architecture. That is, two neighboring pixels 220a, 220b in the same row share readout circuitry such that their reset and pixel signals can be output to the same column's pixel output line 232. This is done to improve fill factor of the pixels 220a, 220b. The imager 210 also includes a column sample and hold circuit 242 connected to the pixel output lines 232 by multiplexers 234. Multiplexers 234 ensure that the Vrst, Vsig signals from each pixel 220a, 220b are sampled and held by appropriate circuitry within the column sample and hold circuitry 242. The imager 210 also includes a column decoder 244, readout programmable gain amplifier (PGA) 250, an analog- to-digital converter (ADC) 255, an image processor 260 and a control circuit 270. [0031] The column decoder 244 generates column addresses to address the columns associated with the first panel 212a and the second panel 212b. The column sample and hold circuitry 242 also has separate controls for the first and second panels 212a, 212b.
[0032] Under the control of the control circuit 270, row lines RLa connected to a row of pixels 220a, 220b in the first panel 212a are selectively activated by the first row decoder and driver 240a. Each pair of pixels 220a, 220b in the activated row outputs its reset Vrst and pixel signals Vsig onto a corresponding pixel output line 232 (at appropriate separate reset and pixel readout stages). The multiplexer 234 ensures that the column sample and hold circuitry 242 inputs the reset signal Vrsj- from the first pixel 220a, followed by the pixel signal Vsjg from the first pixel 220a of the pair. The multiplexer 234 then ensures that the column sample and hold circuitry 242 inputs the reset signal Vrst from the second pixel 220b, followed by the pixel signal Vsig from the second pixel 220b of the pair.
[0033] Similarly, under the control of the control circuit 270, row lines RLb connected to a row of pixels 220a, 220b in the second panel 212b are selectively activated by the second row decoder and driver 240b. Each pair of pixels 220a, 220b in the activated row outputs its reset and pixel signals Vrst, Vsjg onto a corresponding pixel output line 232 (at appropriate separate reset and pixel readout stages). The multiplexer 234 ensures that the column sample and hold circuitry 242 initially inputs the reset signal Vrst from the first pixel 220a, followed by the pixel signal Vsig from the first pixel 220a of the pair. The multiplexer 234 then ensures that the column sample and hold circuitry 242 inputs the reset signal Vrst from the second pixel 220b, followed by the pixel signal Vsjg from the second pixel 220b of the pair.
[0034] The column sample and hold circuit 242, samples, holds and outputs, to title amplifier 250, the reset Vrst and pixel signals Vsig from the first panel 212a and the second panel 212b (described below with respect to FIG. 6). A differential signal (VrSfVsig) is produced by the amplifier 250. The differential signal is digitized by the analog-to-digital converter 255. The analog-to-digital converter 255 supplies the digitized pixel signals to the image processor 260, which forms a digital image output.
[0035] Referring to FIG. 6, an example of the pipelined manner in which the pixel readout and column readout operations of the invention occur is now explained. When the current row ROW(N) of pixels is being readout, the second panel's pixels are readout first. Meanwhile, column readout of the stored signals from the first panel from a prior row ROW(N-I) is performed. Once the second panel's pixel signals are readout, the first panel's pixels for the current row ROW(N) are readout. At the same time, column readout of the stored signals from the second panel from the current row ROW(N) is performed. Afterwards, when pixel readout of the second panel's pixels for the next row ROW(N+1) is being performed, column readout of the stored signals from the first panel for ROW(N) is performed. Thus, as can be seen from FIG. 6, the row processing time tr has been reduced to the column readout time tcr, which is a vast improvement over other imagers row processing times. If tcr is 42.67 μsecs (e.g., 2048 columns @ 48Mhz), row processing time tr is 42.67 μsecs. This reduced row processing time tr yields an improved frame rate for the imager 210 of the invention.
[0036] FIG. 7 is a diagram of a CMOS imager 310 constructed in accordance with another exemplary embodiment of the invention. The illustrated imager 310 uses the unique dual panel array 312 configuration and pipelining to improve row processing time and frame rate without increasing column circuitry complexity and area used. The illustrated imager 310 uses a dual panel array 312, consisting of a first panel 312a and a second panel 312b, and separate dedicated row decoders and drivers 340a, 340b to operate the panels in a manner that allows pixel readout and column readout to be pipelined. In the illustrated embodiment, the imager 310 includes panels 312a, 312b using the conventional non-shared pixel configuration illustrated in FIG. 1. It should be noted that because the imager 310 uses the dual panel array 312, respective row decoders and drivers 340a, 340b and pipelining, the imager 310 will have improved row processing time and frame rate as illustrated in FIG. 6.
[0037] The illustrated imager 310 also includes a column sample and hold circuit 342 connected to each column of pixels 320 by pixel output lines 332. Multiplexers are not required because each column of pixels has its own output circuitry and pixel output line 332. The imager 310 also includes a column decoder 344, readout programmable gain amplifier (PGA) 350, an analog-to-digital converter (ADC) 355, an image processor 360 and a control circuit 370.
[0038] The column decoder 344 generates column addresses to address the columns associated with the first panel 312a and the columns associated with the second panel 312b. The column sample and hold circuitry 342 also has separate controls for the first and second panels 312a, 312b.
[0039] Under the control of the control circuit 370, row lines RLa connected to a row of pixels 320 in the first panel 312a are selectively activated by the first row decoder and driver 340a. Each pixel 320 in the activated row outputs its reset Vrst and pixel signals Vsjg onto a corresponding pixel output line 332 (at appropriate separate reset and pixel readout stages).
[0040] Under the control of the control circuit 370, row lines RLb connected to a row of pixels 320 in the second panel 312b are selectively activated by the second row decoder and driver 340b. Each pixel 320 in the activated row outputs its reset Vrst and pixel signals Vsjσ onto a corresponding pixel output line 332 (at appropriate separate reset and pixel readout stages).
[0041] The column sample and hold circuit 342, samples, holds and outputs, to the amplifier 350, the reset Vrst and pixel signals Vsjg from the first panel 312a and the second panel 312b as described above with respect to FIG. 6. A differential signal (VrSfVsig) is produced by the amplifier 350. The differential signal is digitized by the analog-to-digital converter 355. The analog-to-digital converter 355 supplies the digitized pixel signals to the image processor 360, which forms a digital image output.
[0042] FIG. 8 is a diagram of a CMOS imager 410 constructed in accordance with yet another exemplary embodiment of the invention. The illustrated imager 410 uses a unique configuration and pipelining to improve row processing time and frame rate without increasing column circuitry complexity and area used. The illustrated imager 410 uses a dual panel array 412, consisting of a first panel 412a and a second panel 412b, and separate dedicated row decoders and drivers 440a, 440b to operate the panels in a manner that allows pixel readout and column readout to be pipelined.
[0043] The illustrated imager 410 has a combined shared-row/column pixel readout architecture such as one of the architectures disclosed in application nos. 10/721,190 and 10/721,191, also assigned to Micron Technology, Inc., the disclosures of which are hereby incorporated by reference in their entirety. That is, two neighboring pixels 420a, 420b in a row and two neighboring pixels 420c, 42Od in the adjacent row share readout circuitry such that their reset and pixel signals can be output to the same column's pixel output line 432. This is done to improve fill factor of the pixels 420a, 420b, 420c, 42Od. The imager 410 also includes a column sample and hold circuit 442 connected to the pixel output lines 432 by multiplexers 434. Multiplexers 434 are required to ensure that the signals from each pixel 420a, 420b, 420c, 42Od are sampled and held by appropriate circuitry within the column sample and hold circuitry 442. The imager 410 also includes a column decoder 444, readout programmable gain amplifier (PGA) 450, an analog-to-digital converter (ADC) 455, an image processor 460 and a control circuit 470.
[0044] The column decoder 444 generates column addresses to address the columns associated with the first panel 412a and the columns associated with the second panel 412b. Similar to the other embodiments of the invention, the column sample and hold circuitry 442 also has separate controls for the first and second panels 412a, 412b.
[0045] Under the control of the control circuit 470, row lines RLa connected to a row of pixels 420a, 420b in the first panel 412a are selectively activated by the first row decoder and driver 440a. Each pair of pixels 420a, 420b in the activated row outputs its reset Vrst and pixel signals Vsjg onto a corresponding pixel output line 432 (at appropriate separate reset and pixel readout stages). Row lines RLa connected to the adjacent row of pixels 420c, 42Od in the first panel 412a are selectively activated by the first row decoder and driver 440a. Each pair of pixels 420c, 420d, in the activated adjacent row also outputs its reset Vrst and pixel signals Vsjg onto a corresponding pixel output line 432 (at appropriate separate reset and pixel readout stages).
[0046] Similarly, under the control of the control circuit 470, row lines RLb connected to a row of pixels 420a, 420b in the second panel 412b are selectively activated by the second row decoder and driver 440b. Each pair of pixels 420a, 420b in the activated row outputs its reset VrS(- and pixel signals V8^g onto a corresponding pixel output line 432 (at appropriate separate reset and pixel readout stages). Row lines RLb connected to the adjacent row of pixels 420c, 42Od in the second panel 412b are selectively activated by the second row decoder and driver 440b. Each pair of pixels 420c, 42Od, in the activated adjacent row also outputs its reset Vrst and pixel signals Vsig onto a corresponding pixel output line 432 (at appropriate separate reset and pixel readout stages).
[0047] The column sample and hold circuit 442, samples, holds and outputs, to the amplifier 450, the reset Vrst and pixel signals Vsig from the first panel 412a and the second panel 412b in the pipelined manner described above with respect to FIG. 6. A differential signal (Vrst-Vsig) is produced by the amplifier 450. The differential signal is digitized by the analog- to-digital converter 455. The analog-to-digital converter 455 supplies the digitized pixel signals to the image processor 460, which forms a digital image output.
[0048] It should be noted that careful placement of the pixels in the dual panel arrays of the invention prevents the boundary between the panels from creating image artifacts (due to discontinuity between the pixels). One desirable technique is to route the metal control wires under an upper metal shield (upper metal shielding is commonly used for power routing in the pixel). Then, the gap between control lines impacts how much light strikes the panel.
[0049] The present invention has the additional benefit of reducing the loading on the row decoder/driver circuits. Reduced loading leads to faster pixel readout times. Timing to the separate row decoders and drivers can be made the same in the case that pipelined pixel readout id not desired or required.
[0050] It should be appreciated that the invention can utilize many panel configurations and is not to be limited to a dual panel construction. That is, the panels used in the invention can comprise 2, 3, 4, or more panels as deemed appropriate for the application. All that is required is that each panel be driven by its own row decoder and that the column S/H circuitry and control circuitry be configured to operate the panels as described above.
[0051] FIG. 9 shows system 900, a typical processor system modified to include an imaging device 908 constructed in accordance with an embodiment of the invention (i.e., imagers 210, 310, 410 described above). The processor-based system 900 is exemplary of a system having digital circuits that could include image sensor devices. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system, and data compression system.
[0052] System 900, for example a camera system, generally comprises a central processing unit (CPU) 902, such as a microprocessor, that communicates with an input/output (I/O) device 906 over a bus 904. Imaging device 908 also communicates with the CPU 902 over the bus 904. The processor-based system 900 also includes random access memory (RAM) 910, and can include removable memory 915, such as flash memory, which also communicate with the CPU 902 over the bus 904. The imaging device 908 may be combined with a processor, such as a CPU, digital signal processor, or microprocessor, with or without memory storage on a single integrated circuit or on a different chip than the processor.
[0053] It should be appreciated that other embodiments of the invention include a method of fabricating the imaging devices 210, 310, 410 illustrated in FIGS. 5, 7, and 8. For example, in one exemplary embodiment, a method of integrating an imaging device comprises fabricating an array of pixels in at least two panels and fabricating a readout circuit coupled to the panel, the readout circuit enabling pipelined readout of the panels.
[0054] The processes and devices described above illustrate preferred methods and typical devices of many that could be used and produced. The above description and drawings illustrate embodiments, which achieve the objects, features, and advantages of the present invention. However, it is not intended that the present invention be strictly limited to the above-described and illustrated embodiments. Any modification, though presently unforeseeable, of the present invention that comes within the spirit and scope of the following claims should be considered part of the present invention.
[0055] What is claimed as new and desired to be protected by Letters Patent of the United States is:

Claims

1. An imaging device comprising:
an array of pixels comprising first and second panels, each panel being organized into a plurality of rows and columns;
a first row decoder connected to the rows of said first panel;
a second row decoder connected to the rows of said second panel, said first and second row decoders being configured to respectively and independently activate rows within said first and second panels;
sample and hold circuitry connected to the columns of the first and second panels; and
a column decoder connected to said sample and hold circuitry, said column decoder being controlled to address said sample and hold circuitry such that pixel readout from the first and second panels and column readout of stored signals are pipelined.
2. The device of claim 1, wherein said pixels of each row are organized into pairs and each pair shares readout circuitry and a respective output line.
3. The device of claim 2 further comprising a plurality of multiplexers connected between the output lines and said sample and hold circuitry.
4. The device of claim 1, wherein said pixels in each row are organized into pairs, each pair of pixels in a first row is associated with a pair of pixels in an adjacent row and shares readout circuitry and a respective output line with the associated pair.
5. The device of claim 4 further comprising a plurality of multiplexers connected between the output lines and said sample and hold circuitry.
6. The device of claim 1, wherein said column decoder provides first addresses to said sample and hold circuit, the first addresses corresponding to columns within said first panel.
7. The device of claim 6, wherein said column decoder provides second addresses to said sample and hold circuit/ the second addresses corresponding to columns within said second panel.
8. The device of claim 1, wherein said stored signals comprise reset and pixel signals from said first and second panels.
9. The device of claim 1, wherein said pixels are CMOS imaging pixels.
10. An imaging device comprising:
first and second panels of pixels, each panel being organized into a plurality of rows and columns;
first means for activating the rows of said first panel;
second means for activating the rows of said second panel, said first and second activating means respectively and independently activating rows within said first and second panels;
sample and hold means for sampling and holding signals from said first and second panel; and means for controlling said sample and hold means such that pixel readout and column readout operations are pipelined.
11. The device of claim 10, wherein said pixels of each row are organized into pairs and each pair shares readout circuitry and a respective output line.
12. The device of claim 11 further comprising a plurality of multiplexers connected between the output lines and said sample and hold means.
13. The device of claim 10, wherein said pixels in each row are organized into pairs, each pair of pixels in a first row is associated with a pair of pixels in an adjacent row and shares readout circuitry and a respective output line with the associated pair.
14. The device of claim 13 further comprising a plurality of multiplexers connected between the output lines and said sample and hold means.
15. The device of claim 10, wherein said controlling means comprises a column decoder that provides first addresses to said sample and hold circuit means, the first addresses corresponding to columns within said first panel.
16. The device of claim 15, wherein said column decoder provides second addresses to said sample and hold means, the second addresses corresponding to columns within said second panel.
17. An imaging device comprising: at least two panels of pixels, each panel being organized into a plurality of rows and columns; and
a pipeline readout circuit for providing the readout of rows of pixels from said panels.
18. A processor system comprising:
a processor; and
an imaging device coupled to said processor, said imaging device comprising:
an array of pixels comprising first and second panels, each panel being organized into a plurality of rows and columns,
a first row decoder connected to the rows of said first panel,
a second row decoder connected to the rows of said second panel, said first and second row decoders being configured to respectively and independently activate rows within said first and second panels,
sample and hold circuitry connected to the columns of the first and second panels, and
a column decoder connected to said sample and hold circuitry, said column decoder being controlled to address said sample and hold circuitry such that pixel readout from the first and second panels and column readout of stored signals are pipelined.
19. The system of claim 18, wherein said pixels of each row are organized into pairs and each pair shares readout circuitry, and a respective output line.
20. The system of claim 19 further comprising a plurality of multiplexers connected between the output lines and said sample and hold circuitry.
21. The system of claim 18, wherein said pixels in each row are organized into pairs, each pair of pixels in a first row is associated with a pair of pixels in an adjacent row and shares readout circuitry and a respective output line with the associated pair.
22. The system of claim 21 further comprising a plurality of multiplexers connected between the output lines and said sample and hold circuitry.
23. The system of claim 18, wherein said column decoder provides first addresses to said sample and hold circuit, the first addresses corresponding to columns within said first panel.
24. The system of claim 23, wherein said column decoder provides second addresses to said sample and hold circuit, the second addresses corresponding to columns within said second panel.
25. The system of claim 18, wherein said stored signals comprise reset and pixel signals from said first and second panels.
26. The system of claim 18, wherein said pixels comprise CMOS imaging pixels.
7. A processor system comprising:
a processor; and
an imaging device coupled to said processor, said imaging device comprising:
first and second panels of pixels, each panel being organized into a plurality of rows and columns,
first means for activating the rows of said first panel,
second means for activating the rows of said second panel, said first and second activating means respectively and independently activating rows within said first and second panels,
sample and hold means for sampling and holding signals from said first and second panel, and
means for controlling said sample and hold means such that pixel readout and column readout operations are pipelined.
28. A processor system comprising:
a processor; and
an imaging device coupled to said processor, said imaging device comprising:
at least two panels of pixels, each panel being organized into a plurality of rows and columns; and a pipeline readout circuit for providing the readout of rows of pixels from said panels.
29. A method of operating an imaging device, said method comprising the acts of:
reading out signals from first pixels within a first panel of pixels;
reading out signals from second pixels within a second panel of pixels; and
outputting stored signals from each column in the panels,
wherein said reading and outputting steps are pipelined.
30. The method of claim 29, wherein said step of reading out signals from first pixels comprises:
reading out reset signals from the first pixels; and
reading out pixel signals from the first pixels.
31. The method of claim 30, wherein said step of reading out signals from second pixels comprises:
reading out reset signals from the second pixels; and
reading out pixel signals from the second pixels.
32. The method of claim 29, wherein the first pixels of the first panel are organized into pairs and said step of reading out signals from first pixels comprises: reading out reset signals from a first pixel of each pair of first pixels;
reading out reset signals from a second pixel of each pair of first pixels;
reading out pixels signals from the first pixel of each pair of first pixels; and
reading out reset signals from a second pixel of each pair of first pixels.
33. The method of claim 29, wherein the second pixels of the second panel are organized into pairs and said step of reading out signals from second pixels comprises:
reading out reset signals from a first pixel of each pair of second pixels;
reading out reset signals from a second pixel of each pair of second pixels;
reading out pixels signals from the first pixel of each pair of second pixels; and
reading out reset signals from a second pixel of each pair of second pixels.
34. A method of operating an imaging device, said method comprising the acts of:
reading out signals from a current row of first pixels associated with a first panel of pixels;
outputting stored signals from a previous row of second pixels associated with a second panel of pixels, reading out signals from a current row of second pixels;
outputting stored signals from the current row of first pixels;
reading out signals from a next row of first pixels; and
outputting stored signals from the current row of second pixels.
35. A method of integrating an imaging device, said method comprising:
fabricating an array of pixels in at least two panels; and
fabricating a readout circuit coupled to the panel, the readout circuit enabling pipelined readout of the panels.
PCT/US2005/024711 2004-07-12 2005-07-11 Dual panel pixel readout in an imager WO2006017296A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2007521574A JP2008506341A (en) 2004-07-12 2005-07-11 Dual panel pixel readout device in imaging device
EP05769594A EP1779651B1 (en) 2004-07-12 2005-07-11 Dual panel pixel readout in an imager

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/887,880 2004-07-12
US10/887,880 US7652703B2 (en) 2004-07-12 2004-07-12 Dual panel pixel readout in an imager

Publications (1)

Publication Number Publication Date
WO2006017296A1 true WO2006017296A1 (en) 2006-02-16

Family

ID=34973141

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/024711 WO2006017296A1 (en) 2004-07-12 2005-07-11 Dual panel pixel readout in an imager

Country Status (7)

Country Link
US (2) US7652703B2 (en)
EP (1) EP1779651B1 (en)
JP (1) JP2008506341A (en)
KR (2) KR100914582B1 (en)
CN (1) CN101019413A (en)
TW (1) TWI278230B (en)
WO (1) WO2006017296A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008545780A (en) * 2005-06-08 2008-12-18 ノバルティス アクチエンゲゼルシャフト Organic compounds
US7873561B1 (en) 2005-05-05 2011-01-18 Archipelago Holdings, Inc. Method and system for maintaining an order on a selected market center with maximum price exemption parameter
US7877316B2 (en) 2005-05-05 2011-01-25 Archipelago Holdings, Inc. Reprice-to-block order
US7912775B1 (en) 2005-05-05 2011-03-22 Archipelago Holdings, Inc. Liquidity analysis system and method
US10614520B2 (en) 2005-05-05 2020-04-07 Nyse Group, Inc. Tracking liquidity order
US10997659B2 (en) 2005-05-05 2021-05-04 Archipelogo Holdings, Inc. Unpriced order auction and routing

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001063910A1 (en) * 2000-02-22 2001-08-30 Photobit Corporation Frame shuttering scheme for increased frame rate
JP2005333265A (en) * 2004-05-18 2005-12-02 Olympus Corp Solid state imaging element and unit
US7652703B2 (en) * 2004-07-12 2010-01-26 Micron Technology, Inc. Dual panel pixel readout in an imager
US8139130B2 (en) 2005-07-28 2012-03-20 Omnivision Technologies, Inc. Image sensor with improved light sensitivity
US8274715B2 (en) 2005-07-28 2012-09-25 Omnivision Technologies, Inc. Processing color and panchromatic pixels
US20070035649A1 (en) * 2005-08-10 2007-02-15 Micron Technology, Inc. Image pixel reset through dual conversion gain gate
US7916362B2 (en) * 2006-05-22 2011-03-29 Eastman Kodak Company Image sensor with improved light sensitivity
US8031258B2 (en) 2006-10-04 2011-10-04 Omnivision Technologies, Inc. Providing multiple video signals from single sensor
JP2008131498A (en) * 2006-11-22 2008-06-05 Matsushita Electric Ind Co Ltd Video processor
JP2008187615A (en) * 2007-01-31 2008-08-14 Canon Inc Imaging device, imaging apparatus, control method, and program
JP5164531B2 (en) * 2007-11-13 2013-03-21 キヤノン株式会社 Solid-state imaging device
US7999870B2 (en) * 2008-02-01 2011-08-16 Omnivision Technologies, Inc. Sampling and readout of an image sensor having a sparse color filter array pattern
DE102010035811B4 (en) * 2010-08-30 2024-01-25 Arnold & Richter Cine Technik Gmbh & Co. Betriebs Kg Image sensor and method for reading an image sensor
DE102011120099A1 (en) 2011-12-02 2013-06-06 Arnold & Richter Cine Technik Gmbh & Co. Betriebs Kg Image sensor and method for reading an image sensor
CN103779365B (en) * 2012-10-19 2016-06-22 比亚迪股份有限公司 The imageing sensor of wide dynamic range pixel unit, its manufacture method and composition thereof
FR3008036B1 (en) * 2013-07-05 2015-06-26 Renault Sa DEVICE FOR THERMALLY MANAGING THE BATTERY OF AN ELECTRIC VEHICLE
JP6375607B2 (en) 2013-09-30 2018-08-22 株式会社ニコン Electronic device, electronic device control method, and control program
WO2017057282A1 (en) * 2015-10-02 2017-04-06 オリンパス株式会社 Image pickup element and endoscope
US9794238B2 (en) 2015-10-29 2017-10-17 Cisco Technology, Inc. System for key exchange in a content centric network
ES2751121T3 (en) * 2017-06-01 2020-03-30 Specialised Imaging Ltd Pixel sensor element, image sensor, imaging device and procedure
JP2019161520A (en) * 2018-03-15 2019-09-19 ソニーセミコンダクタソリューションズ株式会社 Imaging device drive circuit and imaging device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1017106A2 (en) * 1998-12-31 2000-07-05 Eastman Kodak Company Active pixel sensor with wired floating diffusions and shared amplifier
EP1267567A1 (en) * 2001-06-14 2002-12-18 CSEM Centre Suisse d'Electronique et de Microtechnique High speed optoelectronic active-pixel sensor and method for detecting electromagnetic radiation
US20030011829A1 (en) * 2001-07-16 2003-01-16 Bart Dierickx Methods and devices for reading out an image sensor with reduced delay time between lines
US20030043089A1 (en) * 2001-08-17 2003-03-06 Eric Hanson Doubling of speed in CMOS sensor with column-parallel ADCS

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100230468B1 (en) * 1990-08-09 1999-11-15 이데이 노부유끼 Ccd having a pair of horizontal registers
US6369853B1 (en) * 1997-11-13 2002-04-09 Foveon, Inc. Intra-pixel frame storage element, array, and electronic shutter method suitable for electronic still camera applications
US6466265B1 (en) * 1998-06-22 2002-10-15 Eastman Kodak Company Parallel output architectures for CMOS active pixel sensors
US6512858B2 (en) 1998-07-21 2003-01-28 Foveon, Inc. Image scanning circuitry with row and column addressing for use in electronic cameras
US6956605B1 (en) * 1998-08-05 2005-10-18 Canon Kabushiki Kaisha Image pickup apparatus
US6140630A (en) 1998-10-14 2000-10-31 Micron Technology, Inc. Vcc pump for CMOS imagers
US6376868B1 (en) 1999-06-15 2002-04-23 Micron Technology, Inc. Multi-layered gate for a CMOS imager
US6310366B1 (en) 1999-06-16 2001-10-30 Micron Technology, Inc. Retrograde well structure for a CMOS imager
US6326652B1 (en) 1999-06-18 2001-12-04 Micron Technology, Inc., CMOS imager with a self-aligned buried contact
US6204524B1 (en) 1999-07-14 2001-03-20 Micron Technology, Inc. CMOS imager with storage capacitor
JP2001045378A (en) 1999-08-04 2001-02-16 Canon Inc Solid-state image pickup device
US6333205B1 (en) 1999-08-16 2001-12-25 Micron Technology, Inc. CMOS imager with selectively silicided gates
JP4777496B2 (en) 2000-02-10 2011-09-21 富士フイルム株式会社 Solid-state image sensor
JP2001339646A (en) 2000-05-30 2001-12-07 Canon Inc Image processing device
JP3877946B2 (en) 2000-08-21 2007-02-07 独立行政法人科学技術振興機構 High-speed imaging device
AU2002223121A1 (en) 2000-11-27 2002-06-03 Vision Sciences, Inc. Noise floor reduction in image sensors
US7190397B2 (en) 2002-08-16 2007-03-13 Micron Technology, Inc. CMOS imager decoder structure
CN1518343A (en) * 2003-01-10 2004-08-04 ���µ�����ҵ��ʽ���� Solid imaging device and camera using the device
US7652703B2 (en) * 2004-07-12 2010-01-26 Micron Technology, Inc. Dual panel pixel readout in an imager

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1017106A2 (en) * 1998-12-31 2000-07-05 Eastman Kodak Company Active pixel sensor with wired floating diffusions and shared amplifier
EP1267567A1 (en) * 2001-06-14 2002-12-18 CSEM Centre Suisse d'Electronique et de Microtechnique High speed optoelectronic active-pixel sensor and method for detecting electromagnetic radiation
US20030011829A1 (en) * 2001-07-16 2003-01-16 Bart Dierickx Methods and devices for reading out an image sensor with reduced delay time between lines
US20030043089A1 (en) * 2001-08-17 2003-03-06 Eric Hanson Doubling of speed in CMOS sensor with column-parallel ADCS

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7873561B1 (en) 2005-05-05 2011-01-18 Archipelago Holdings, Inc. Method and system for maintaining an order on a selected market center with maximum price exemption parameter
US7877316B2 (en) 2005-05-05 2011-01-25 Archipelago Holdings, Inc. Reprice-to-block order
US7912775B1 (en) 2005-05-05 2011-03-22 Archipelago Holdings, Inc. Liquidity analysis system and method
US10614520B2 (en) 2005-05-05 2020-04-07 Nyse Group, Inc. Tracking liquidity order
US10997659B2 (en) 2005-05-05 2021-05-04 Archipelogo Holdings, Inc. Unpriced order auction and routing
US11216881B2 (en) 2005-05-05 2022-01-04 Nyse Group, Inc. Tracking liquidity order
JP2008545780A (en) * 2005-06-08 2008-12-18 ノバルティス アクチエンゲゼルシャフト Organic compounds

Also Published As

Publication number Publication date
KR100914582B1 (en) 2009-08-31
US7924337B2 (en) 2011-04-12
US7652703B2 (en) 2010-01-26
TW200618621A (en) 2006-06-01
US20060007337A1 (en) 2006-01-12
TWI278230B (en) 2007-04-01
KR20090003366A (en) 2009-01-09
KR20070042175A (en) 2007-04-20
EP1779651B1 (en) 2012-12-19
EP1779651A1 (en) 2007-05-02
JP2008506341A (en) 2008-02-28
CN101019413A (en) 2007-08-15
US20100091164A1 (en) 2010-04-15

Similar Documents

Publication Publication Date Title
EP1779651B1 (en) Dual panel pixel readout in an imager
US7427737B2 (en) Pixel with differential readout
US8482642B2 (en) Dual pinned diode pixel with shutter
US7986363B2 (en) High dynamic range imager with a rolling shutter
US8508637B2 (en) Image sensor and image processing method to acquire a high-sensitivity image
US7375748B2 (en) Differential readout from pixels in CMOS sensor
US8026967B2 (en) Rolling shutter for prevention of blooming
US7297917B2 (en) Readout technique for increasing or maintaining dynamic range in image sensors
US20100188546A1 (en) Dual conversion gain gate and capacitor and hdr combination
US10917588B2 (en) Imaging sensors with per-pixel control
US20090237540A1 (en) Imager method and apparatus having combined gate signals
KR20000048439A (en) Photodiode active pixel sensor with shared reset signal row select
JPH1084507A (en) Active picture element image sensor and its manufacture
JP2008017388A (en) Solid-state image sensing device
US20120044219A1 (en) Redundancy in column parallel or row architectures
US8130300B2 (en) Imager method and apparatus having combined select signals
US20090237541A1 (en) Method and apparatus providing reduced metal routing in imagers
US20060044412A1 (en) Method and apparatus for improving pixel output swing in imager sensors

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2007521574

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 2005769594

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020077003258

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 200580030513.6

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2005769594

Country of ref document: EP