WO2006017410A3 - Filtering unit for floating-point texture data - Google Patents

Filtering unit for floating-point texture data Download PDF

Info

Publication number
WO2006017410A3
WO2006017410A3 PCT/US2005/027162 US2005027162W WO2006017410A3 WO 2006017410 A3 WO2006017410 A3 WO 2006017410A3 US 2005027162 W US2005027162 W US 2005027162W WO 2006017410 A3 WO2006017410 A3 WO 2006017410A3
Authority
WO
WIPO (PCT)
Prior art keywords
point
fixed
floating
filter
texture
Prior art date
Application number
PCT/US2005/027162
Other languages
French (fr)
Other versions
WO2006017410A2 (en
Inventor
Walter E Donovan
Anders M Kugler
Christopher D S Donham
Original Assignee
Nvidia Corp
Walter E Donovan
Anders M Kugler
Christopher D S Donham
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nvidia Corp, Walter E Donovan, Anders M Kugler, Christopher D S Donham filed Critical Nvidia Corp
Publication of WO2006017410A2 publication Critical patent/WO2006017410A2/en
Publication of WO2006017410A3 publication Critical patent/WO2006017410A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/04—Texture mapping
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2200/00—Indexing scheme for image data processing or generation, in general
    • G06T2200/28—Indexing scheme for image data processing or generation, in general involving image processing hardware

Abstract

Floating-point texture filtering units leverage existing fixed-point filter circuits. Groups of floating-point texture values are converted to products of a fixed-point mantissa and a scaling factor that is the same for each texture value in the group. The fixed-point mantissas are filtered using a fixed-point filter circuit, and the filtered mantissa is combined with the scaling factor to determine a floating-point filtered value. Multiple floating-point filter results may be combined in a floating-point accumulator circuit. The same fixed-point filter circuit may also be used to filter fixed-point texture data by providing fixed-point input path that bypasses the format conversion and a fixed-point accumulator.
PCT/US2005/027162 2004-08-04 2005-07-28 Filtering unit for floating-point texture data WO2006017410A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/912,419 US7355603B2 (en) 2004-08-04 2004-08-04 Filtering unit for floating-point texture data
US10/912,419 2004-08-04

Publications (2)

Publication Number Publication Date
WO2006017410A2 WO2006017410A2 (en) 2006-02-16
WO2006017410A3 true WO2006017410A3 (en) 2006-04-27

Family

ID=35756954

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/027162 WO2006017410A2 (en) 2004-08-04 2005-07-28 Filtering unit for floating-point texture data

Country Status (3)

Country Link
US (2) US7355603B2 (en)
CN (1) CN100442353C (en)
WO (1) WO2006017410A2 (en)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7903892B2 (en) * 2002-10-29 2011-03-08 Ati Technologies Ulc Image analysis for image compression suitability and real-time selection
US8111928B2 (en) * 2003-02-13 2012-02-07 Ati Technologies Ulc Method and apparatus for compression of multi-sampled anti-aliasing color data
US7643679B2 (en) 2003-02-13 2010-01-05 Ati Technologies Ulc Method and apparatus for block based image compression with multiple non-uniform block encodings
US7764833B2 (en) * 2003-02-13 2010-07-27 Ati Technologies Ulc Method and apparatus for anti-aliasing using floating point subpixel color values and compression of same
US7432925B2 (en) * 2003-11-21 2008-10-07 International Business Machines Corporation Techniques for representing 3D scenes using fixed point data
US7355603B2 (en) * 2004-08-04 2008-04-08 Nvidia Corporation Filtering unit for floating-point texture data
US7606429B2 (en) * 2005-03-25 2009-10-20 Ati Technologies Ulc Block-based image compression method and apparatus
US20070008333A1 (en) * 2005-07-07 2007-01-11 Via Technologies, Inc. Texture filter using parallel processing to improve multiple mode filter performance in a computer graphics environment
US7936359B2 (en) * 2006-03-13 2011-05-03 Intel Corporation Reconfigurable floating point filter
US8766995B2 (en) * 2006-04-26 2014-07-01 Qualcomm Incorporated Graphics system with configurable caches
US20070268289A1 (en) * 2006-05-16 2007-11-22 Chun Yu Graphics system with dynamic reposition of depth engine
US8884972B2 (en) * 2006-05-25 2014-11-11 Qualcomm Incorporated Graphics processor with arithmetic and elementary function units
US8869147B2 (en) * 2006-05-31 2014-10-21 Qualcomm Incorporated Multi-threaded processor with deferred thread output control
US8644643B2 (en) 2006-06-14 2014-02-04 Qualcomm Incorporated Convolution filtering in a graphics processor
US8766996B2 (en) * 2006-06-21 2014-07-01 Qualcomm Incorporated Unified virtual addressed register file
US20080001961A1 (en) * 2006-06-30 2008-01-03 Nokia Corporation High Dynamic Range Texture Filtering
US7649538B1 (en) * 2006-11-03 2010-01-19 Nvidia Corporation Reconfigurable high performance texture pipeline with advanced filtering
US7999821B1 (en) 2006-12-19 2011-08-16 Nvidia Corporation Reconfigurable dual texture pipeline with shared texture cache
US8443027B2 (en) * 2007-09-26 2013-05-14 International Business Machines Corporation Implementing a floating point weighted average function
US8502832B2 (en) * 2008-05-30 2013-08-06 Advanced Micro Devices, Inc. Floating point texture filtering using unsigned linear interpolators and block normalizations
US8195882B2 (en) 2008-05-30 2012-06-05 Advanced Micro Devices, Inc. Shader complex with distributed level one cache system and centralized level two cache
US8001422B1 (en) * 2008-06-30 2011-08-16 Amazon Technologies, Inc. Shadow testing services
US8352241B2 (en) * 2009-02-26 2013-01-08 Microsoft Corporation Emulating legacy hardware using IEEE 754 compliant hardware
US8516578B1 (en) 2010-12-22 2013-08-20 Google Inc. Vertex array access bounds checking
US8711166B1 (en) 2011-02-25 2014-04-29 Google Inc. Simulating non power of two texture behavior
US9508185B2 (en) 2011-05-02 2016-11-29 Sony Interactive Entertainment Inc. Texturing in graphics hardware
US8416250B1 (en) * 2011-05-13 2013-04-09 Google Inc. Simulating vertex attribute zero
US9305368B2 (en) * 2013-06-21 2016-04-05 Intel Corporation Compression and decompression of graphics data using pixel region bit values
US9946331B2 (en) 2014-06-27 2018-04-17 Samsung Electronics Co., Ltd. System and method to process signals having a common component
US20170052762A1 (en) * 2015-08-20 2017-02-23 Futurewei Technologies, Inc. System and method for representing complex numbers in fused floating point
US10089708B2 (en) * 2016-04-28 2018-10-02 Qualcomm Incorporated Constant multiplication with texture unit of graphics processing unit
US10387991B2 (en) 2016-07-01 2019-08-20 Intel Corporation Method and apparatus for frame buffer compression
KR20180048081A (en) 2016-11-02 2018-05-10 삼성전자주식회사 Method and apparatus for processing texture
US11194585B2 (en) 2019-03-25 2021-12-07 Flex Logix Technologies, Inc. Multiplier-accumulator circuitry having processing pipelines and methods of operating same
CN112148371B (en) * 2019-06-27 2023-10-24 北京地平线机器人技术研发有限公司 Data operation method, device, medium and equipment based on single-instruction multi-data stream
US11455368B2 (en) * 2019-10-02 2022-09-27 Flex Logix Technologies, Inc. MAC processing pipeline having conversion circuitry, and methods of operating same
US11693625B2 (en) 2019-12-04 2023-07-04 Flex Logix Technologies, Inc. Logarithmic addition-accumulator circuitry, processing pipeline including same, and methods of operation
US11442881B2 (en) 2020-04-18 2022-09-13 Flex Logix Technologies, Inc. MAC processing pipelines, circuitry to control and configure same, and methods of operating same
US11604645B2 (en) 2020-07-22 2023-03-14 Flex Logix Technologies, Inc. MAC processing pipelines having programmable granularity, and methods of operating same
WO2023227064A1 (en) * 2022-05-26 2023-11-30 吕仁硕 Floating-point number compression method, operation apparatus, and calculator readable storage medium

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5951629A (en) * 1997-09-15 1999-09-14 Motorola, Inc. Method and apparatus for log conversion with scaling

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745125A (en) * 1996-07-02 1998-04-28 Sun Microsystems, Inc. Floating point processor for a three-dimensional graphics accelerator which includes floating point, lighting and set-up cores for improved performance
KR19990078036A (en) * 1998-03-18 1999-10-25 추후제출 Method and apparatus for implementing efficient floating point Z-buffering
US6650327B1 (en) 1998-06-16 2003-11-18 Silicon Graphics, Inc. Display system having floating point rasterization and floating point framebuffering
US6518974B2 (en) * 1999-07-16 2003-02-11 Intel Corporation Pixel engine
US6606097B1 (en) * 2000-08-03 2003-08-12 International Business Machines Corporation Circuit for generating frame buffer values
US7139005B2 (en) * 2003-09-13 2006-11-21 Microsoft Corporation Optimized fixed-point mathematical library and graphics functions for a software-implemented graphics rendering system and method using a normalized homogenous coordinate system
US7355603B2 (en) * 2004-08-04 2008-04-08 Nvidia Corporation Filtering unit for floating-point texture data

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5951629A (en) * 1997-09-15 1999-09-14 Motorola, Inc. Method and apparatus for log conversion with scaling

Also Published As

Publication number Publication date
US20080211827A1 (en) 2008-09-04
CN1993728A (en) 2007-07-04
US20060028482A1 (en) 2006-02-09
WO2006017410A2 (en) 2006-02-16
US8098257B2 (en) 2012-01-17
US7355603B2 (en) 2008-04-08
CN100442353C (en) 2008-12-10

Similar Documents

Publication Publication Date Title
WO2006017410A3 (en) Filtering unit for floating-point texture data
CN103176767B (en) The implementation method of the floating number multiply-accumulate unit that a kind of low-power consumption height is handled up
WO2007078784A3 (en) Apparatus and method for performing signal processing
WO2007016186A3 (en) Inline power controller
WO2011109289A3 (en) Discrete fourier transform in an integrated circuit device
MY166482A (en) Determining boundary strength values for deblocking filtering for video coding
WO2009051132A1 (en) Signal processing system, device and method used in the system, and program thereof
WO2007110750A3 (en) Low complexity subband-domain filtering in the case of cascaded filter banks
WO2008002822A3 (en) Mulptiplying two numbers
WO2006055662A3 (en) Maximum and minimum power limit calculator for parallel battery subpacks
WO2005002062A3 (en) Advanced whitener-rake receiver for wcdma terminal
WO2008022331A3 (en) Multi-stage floating-point accumulator
EP1674972A3 (en) Power management system
TW200531800A (en) Apparatus for converting torque
WO2010062729A3 (en) Print plug-in isolation
EP1808961A4 (en) Balance saw filter
CN103955585B (en) FIR (finite impulse response) filter structure for low-power fault-tolerant circuit
WO2004095213A3 (en) Method and system of processing billing data
FR2867330B1 (en) TELERELEVE SYSTEM FOR COUNTING EQUIPMENT
EP2051187A3 (en) System and method for the analysis of basic ear canal taxonomy
WO2008018006A3 (en) Image rate increasing
TW200725977A (en) Dual-band filter
EP2299787A3 (en) Digital control circuit of an operating device for lamps
RU2007117104A (en) NETWORK TRAFFIC ANALYSIS SYSTEM
WO2007076498A3 (en) A method and apparatus for a user interface

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DPEN Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 200580026181.4

Country of ref document: CN

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase