WO2006023996A3 - Methods and apparatus for error correction of transparent gfp (generic framing procedure) superblocks - Google Patents

Methods and apparatus for error correction of transparent gfp (generic framing procedure) superblocks Download PDF

Info

Publication number
WO2006023996A3
WO2006023996A3 PCT/US2005/030172 US2005030172W WO2006023996A3 WO 2006023996 A3 WO2006023996 A3 WO 2006023996A3 US 2005030172 W US2005030172 W US 2005030172W WO 2006023996 A3 WO2006023996 A3 WO 2006023996A3
Authority
WO
WIPO (PCT)
Prior art keywords
methods
error correction
superblocks
error
bit error
Prior art date
Application number
PCT/US2005/030172
Other languages
French (fr)
Other versions
WO2006023996A2 (en
Inventor
Santanu Bhattacharya
Neeraj Gupta
Yogesh Mittal
Priya Darshini
Suvhasis Mukhopadhyay
Original Assignee
Transwitch Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Transwitch Corp filed Critical Transwitch Corp
Priority to EP05791554A priority Critical patent/EP1782542A4/en
Priority to CN2005800286455A priority patent/CN101160727B/en
Publication of WO2006023996A2 publication Critical patent/WO2006023996A2/en
Publication of WO2006023996A3 publication Critical patent/WO2006023996A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1555—Pipelined decoder implementations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1545—Determination of error locations, e.g. Chien search or other methods or arrangements for the determination of the roots of the error locator polynomial
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/1575—Direct decoding, e.g. by a direct determination of the error locator polynomial from syndromes and subsequent analysis or by matrix operations involving syndromes, e.g. for codes with a small minimum Hamming distance
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit

Abstract

Methods for correcting errors in a GFP-T superblock include buffering the 64 bytes of data in an 8x8 byte buffer, buffering the flag byte in a separate buffer, calculating the CRC remainder, and performing single and double bit error correction in three stages. In the first stage, the CRC remainder is compared to a single bit error syndrome table and if an error is located, it is corrected. In the second stage, the CRC remainder is compared to a double bit error syndrome table and if an error is located, it is corrected. The third stage corrects the second error of a double bit error. The flag byte is processed first, followed by the data bytes, eight bytes at a time.
PCT/US2005/030172 2004-08-23 2005-08-22 Methods and apparatus for error correction of transparent gfp (generic framing procedure) superblocks WO2006023996A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP05791554A EP1782542A4 (en) 2004-08-23 2005-08-22 Methods and apparatus for error correction of transparent gfp (generic framing procedure) superblocks
CN2005800286455A CN101160727B (en) 2004-08-23 2005-08-22 Methods and apparatus for error correction of transparent gfp (generic framing procedure) superblocks

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/924,038 US7260767B2 (en) 2004-08-23 2004-08-23 Methods and apparatus for error correction of transparent GFP (Generic Framing Procedure) superblocks
US10/924,038 2004-08-23

Publications (2)

Publication Number Publication Date
WO2006023996A2 WO2006023996A2 (en) 2006-03-02
WO2006023996A3 true WO2006023996A3 (en) 2007-11-29

Family

ID=35910942

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/030172 WO2006023996A2 (en) 2004-08-23 2005-08-22 Methods and apparatus for error correction of transparent gfp (generic framing procedure) superblocks

Country Status (4)

Country Link
US (1) US7260767B2 (en)
EP (1) EP1782542A4 (en)
CN (1) CN101160727B (en)
WO (1) WO2006023996A2 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2002312937A1 (en) * 2002-05-24 2003-12-12 Nokia Corporatoin Crc-based error correction
US7809021B2 (en) * 2002-07-10 2010-10-05 Solarflare Communications, Inc. Communication system and encoding method having low overhead
US7284184B2 (en) * 2003-01-30 2007-10-16 International Business Machines Corporation Forward error correction scheme compatible with the bit error spreading of a scrambler
CN100384118C (en) * 2004-11-03 2008-04-23 上海贝尔阿尔卡特股份有限公司 Method and apparatus for processing general framing procedure frame
US7653066B2 (en) * 2004-11-04 2010-01-26 Cisco Technology Inc. Method and apparatus for guaranteed in-order delivery for FICON over SONET/SDH transport
ATE460784T1 (en) * 2004-12-23 2010-03-15 Tellabs Denmark As REDUCING THE TRANSPORT CAPACITY OF A GROUP OF VIRTUAL CHAINS
US7321600B2 (en) * 2005-01-28 2008-01-22 International Business Machines Corporation System, method, and article of manufacture for initializing a communication link using GFP data frames
US7577899B2 (en) * 2006-02-13 2009-08-18 Harris Corporation Cyclic redundancy check (CRC) based error correction method and device
US7630405B1 (en) * 2006-05-27 2009-12-08 Cisco Technology, Inc. Techniques for ensuring synchronized processing at remote fiber channel and fiber connectivity networks
US7822071B2 (en) * 2006-08-30 2010-10-26 International Business Machines Corporation Method and system to enable the transport of sysplex timer protocols over generic frame procedure networks
US20080169947A1 (en) * 2007-01-11 2008-07-17 Harper Marcellus C Analog-to-Digital Converter with DC Balanced Serialized Output
US8095862B2 (en) * 2007-10-10 2012-01-10 International Business Machines Corporation End-to-end cyclic redundancy check protection for high integrity fiber transfers
CN101374035B (en) * 2008-09-19 2012-09-05 中兴通讯股份有限公司 Decoding method and system for GBIT passive optical network and framing method
EP2285003B1 (en) 2009-08-12 2019-11-13 Alcatel Lucent Correction of errors in a codeword
US8392788B2 (en) * 2009-11-24 2013-03-05 Cortina Systems, Inc. Transport network system with transparent transport and method of operation thereof
US8612828B2 (en) * 2009-12-22 2013-12-17 Intel Corporation Error correction mechanisms for 8-bit memory devices
US9043685B2 (en) * 2010-02-05 2015-05-26 Altera Canada Co. Method and apparatus for error-correction in and processing of GFP-T superblocks
US20120079348A1 (en) * 2010-09-24 2012-03-29 Helia Naeimi Data with appended crc and residue value and encoder/decoder for same
US20120327786A1 (en) * 2011-06-23 2012-12-27 Exar Corporation Method for mapping generic client signals into a generic framing procedure (gfp) path
US8694872B2 (en) * 2011-11-28 2014-04-08 Texas Instruments Incorporated Extended bidirectional hamming code for double-error correction and triple-error detection
US9344217B2 (en) 2013-07-26 2016-05-17 Qualcomm Incorporated Devices and methods for reconstructing corrupted control channel bits

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6038694A (en) * 1997-03-24 2000-03-14 Cisco Systems, Inc. Encoder for producing a checksum associated with changes to a frame in asynchronous transfer mode systems

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5491700A (en) * 1993-10-01 1996-02-13 Pacific Communication Sciences, Inc. Method and apparatus for code error correction using an ordered syndrome and error correction lookup table
US6091949A (en) * 1998-06-25 2000-07-18 Telefonaktiebolaget Lm Ericsson (Publ) Location triggered barring of call forwarding
US6993046B1 (en) * 2000-10-16 2006-01-31 Lucent Technologies Inc. Mapping of block-encoded data formats onto a bit/byte synchronous transport medium
US20030021732A1 (en) 2001-07-25 2003-01-30 Motorola, Inc. Apparatus for analyzing target materials and methods for fabricating an apparatus for analyzing target materials
US20030217320A1 (en) * 2002-05-20 2003-11-20 Gorshe Steven Scott Cyclic redundancy check circuit for use with self-synchronous scramblers
AU2002312937A1 (en) * 2002-05-24 2003-12-12 Nokia Corporatoin Crc-based error correction
US6859437B2 (en) * 2002-11-05 2005-02-22 Nortel Networks Limited Method and system for extending the reach of a data communication channel using a flow control interception device
JP2004235925A (en) * 2003-01-30 2004-08-19 Hitachi Ltd Error correction method, error correction circuit, and information recording and reproducing device
CN1571415A (en) * 2003-07-17 2005-01-26 华为技术有限公司 A method for packaging data stream
US7424293B2 (en) * 2003-12-02 2008-09-09 Telecommunication Systems, Inc. User plane location based service using message tunneling to support roaming

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6038694A (en) * 1997-03-24 2000-03-14 Cisco Systems, Inc. Encoder for producing a checksum associated with changes to a frame in asynchronous transfer mode systems

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1782542A4 *

Also Published As

Publication number Publication date
CN101160727B (en) 2012-03-21
US20060041826A1 (en) 2006-02-23
US7260767B2 (en) 2007-08-21
WO2006023996A2 (en) 2006-03-02
CN101160727A (en) 2008-04-09
EP1782542A4 (en) 2008-08-13
EP1782542A2 (en) 2007-05-09

Similar Documents

Publication Publication Date Title
WO2006023996A3 (en) Methods and apparatus for error correction of transparent gfp (generic framing procedure) superblocks
EP1267494A3 (en) Burst error pattern generation method, and burst and byte error detection and correction apparatus
EP1841074A3 (en) Error correction apparatus
WO2006085326A3 (en) System and method for mitigating memory requirements
US9081677B2 (en) Method and device for estimating input bit error ratio
EP1675282A3 (en) Method and apparatus for decision threshold control in an optical signal receiver
EP1680923A1 (en) Robust error correction encoding/decoding apparatus and method for digital dual-stream broadcast reception/transmission systems
CA2486044A1 (en) Method and system for providing reduced memory low density parity check (ldpc) codes
TW200728898A (en) Deviation detector, deviation corrector and image pickup device
MY132105A (en) Intra-decoder component block messaging
AU2002351328A1 (en) An apparatus for processing otn frames utilizing an efficient forward error correction
TW200711325A (en) Cyclic redundancy check circuit and communication system having the same for multi-channel communication
MY134591A (en) Dual chien search blocks in an error-correcting decoder
WO2008110987A3 (en) A data processing system for clipping correction
WO2007070665A3 (en) Adaptive error correction
TW200729817A (en) Apparatus and method for error correction in mobile wireless applications incorporating erasure table data
WO2004001976A3 (en) Method of forward error correction
AU2003223373A1 (en) Apparatus for iterative hard-input forward error correction decoding
EP1981201A3 (en) Method and apparatus for decoding data in receiver of a digital broadcasting system
BR0309422A (en) kalman-viterbi set channel equalizer
WO2008013906A3 (en) Reducing a number of data packets to increase a number of error correcting packets
DE60322082D1 (en) Optimized code interleaving of digital signals
WO2003096546A3 (en) A method of soft-decision decoding of reed-solomon codes
WO2009053853A3 (en) Apparatus, and associated method, for decoding convolutionally encoded data
TW200419921A (en) Method and device for decoding Reed-Solomon code or extended Reed-Solomon code

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2005791554

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 200580028645.5

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2005791554

Country of ref document: EP