WO2006039710A3 - Computer-based tool and method for designing an electronic circuit and related system and library for same - Google Patents
Computer-based tool and method for designing an electronic circuit and related system and library for same Download PDFInfo
- Publication number
- WO2006039710A3 WO2006039710A3 PCT/US2005/035813 US2005035813W WO2006039710A3 WO 2006039710 A3 WO2006039710 A3 WO 2006039710A3 US 2005035813 W US2005035813 W US 2005035813W WO 2006039710 A3 WO2006039710 A3 WO 2006039710A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- algorithm
- define
- interpreter
- templates
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
- G06F30/343—Logical level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
- G06F11/1407—Checkpointing the instruction stream
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1417—Boot up procedures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/142—Reconfiguring to eliminate the error
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2023—Failover techniques
- G06F11/2025—Failover techniques using centralised failover control functionality
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2023—Failover techniques
- G06F11/2028—Failover techniques eliminating a faulty processor or activating a spare
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2051—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant in regular structures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1694—Configuration of memory controller to different memory types
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q9/00—Arrangements in telecontrol or telemetry systems for selectively calling a substation from a main station, in which substation desired apparatus is selected for applying a control signal thereto or for obtaining measured values therefrom
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2035—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant without idle spare hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
- G06F11/2038—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant with a single idle spare processing component
Abstract
Applications Claiming Priority (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US61519204P | 2004-10-01 | 2004-10-01 | |
US61515804P | 2004-10-01 | 2004-10-01 | |
US61515704P | 2004-10-01 | 2004-10-01 | |
US61517004P | 2004-10-01 | 2004-10-01 | |
US61519304P | 2004-10-01 | 2004-10-01 | |
US61505004P | 2004-10-01 | 2004-10-01 | |
US60/615,170 | 2004-10-01 | ||
US60/615,193 | 2004-10-01 | ||
US60/615,157 | 2004-10-01 | ||
US60/615,050 | 2004-10-01 | ||
US60/615,192 | 2004-10-01 | ||
US60/615,158 | 2004-10-01 |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2006039710A2 WO2006039710A2 (en) | 2006-04-13 |
WO2006039710A3 true WO2006039710A3 (en) | 2006-06-01 |
WO2006039710A9 WO2006039710A9 (en) | 2006-07-20 |
Family
ID=35645569
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/035814 WO2006039711A1 (en) | 2004-10-01 | 2005-10-03 | Service layer architecture for memory access system and method |
PCT/US2005/035813 WO2006039710A2 (en) | 2004-10-01 | 2005-10-03 | Computer-based tool and method for designing an electronic circuit and related system and library for same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/035814 WO2006039711A1 (en) | 2004-10-01 | 2005-10-03 | Service layer architecture for memory access system and method |
Country Status (2)
Country | Link |
---|---|
US (8) | US7809982B2 (en) |
WO (2) | WO2006039711A1 (en) |
Families Citing this family (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7418574B2 (en) * | 2002-10-31 | 2008-08-26 | Lockheed Martin Corporation | Configuring a portion of a pipeline accelerator to generate pipeline date without a program instruction |
US7124318B2 (en) * | 2003-09-18 | 2006-10-17 | International Business Machines Corporation | Multiple parallel pipeline processor having self-repairing capability |
US7263672B2 (en) * | 2004-09-03 | 2007-08-28 | Abb Research Ltd. | Methods, systems, and data models for describing an electrical device |
US7797661B2 (en) * | 2004-09-03 | 2010-09-14 | Abb Research Ag | Method and apparatus for describing and managing properties of a transformer coil |
US7809982B2 (en) * | 2004-10-01 | 2010-10-05 | Lockheed Martin Corporation | Reconfigurable computing machine and related systems and methods |
KR100633099B1 (en) * | 2004-10-15 | 2006-10-11 | 삼성전자주식회사 | System using data bus and method for operation controlling thereof |
US7409475B2 (en) * | 2004-10-20 | 2008-08-05 | Kabushiki Kaisha Toshiba | System and method for a high-speed shift-type buffer |
US7814696B2 (en) * | 2004-10-29 | 2010-10-19 | Lockheed Martin Corporation | Projectile accelerator and related vehicle and method |
US7984581B2 (en) | 2004-10-29 | 2011-07-26 | Lockheed Martin Corporation | Projectile accelerator and related vehicle and method |
US7331031B2 (en) * | 2005-03-03 | 2008-02-12 | Lsi Logic Corporation | Method for describing and deploying design platform sets |
US7721241B2 (en) * | 2005-07-29 | 2010-05-18 | Abb Research Ltd. | Automated method and tool for documenting a transformer design |
US7571395B1 (en) * | 2005-08-03 | 2009-08-04 | Xilinx, Inc. | Generation of a circuit design from a command language specification of blocks in matrix form |
US7574683B2 (en) * | 2005-08-05 | 2009-08-11 | John Wilson | Automating power domains in electronic design automation |
US7366998B1 (en) | 2005-11-08 | 2008-04-29 | Xilinx, Inc. | Efficient communication of data between blocks in a high level modeling system |
US7913223B2 (en) * | 2005-12-16 | 2011-03-22 | Dialogic Corporation | Method and system for development and use of a user-interface for operations, administration, maintenance and provisioning of a telecommunications system |
US7577870B2 (en) * | 2005-12-21 | 2009-08-18 | The Boeing Company | Method and system for controlling command execution |
US8055444B2 (en) * | 2006-04-04 | 2011-11-08 | Yahoo! Inc. | Content display and navigation interface |
JP5437556B2 (en) * | 2006-07-12 | 2014-03-12 | 日本電気株式会社 | Information processing apparatus and processor function changing method |
US7856546B2 (en) * | 2006-07-28 | 2010-12-21 | Drc Computer Corporation | Configurable processor module accelerator using a programmable logic device |
CN100428174C (en) * | 2006-10-31 | 2008-10-22 | 哈尔滨工业大学 | Embedded fault injection system and its method |
US8289966B1 (en) | 2006-12-01 | 2012-10-16 | Synopsys, Inc. | Packet ingress/egress block and system and method for receiving, transmitting, and managing packetized data |
US8127113B1 (en) * | 2006-12-01 | 2012-02-28 | Synopsys, Inc. | Generating hardware accelerators and processor offloads |
US8706987B1 (en) | 2006-12-01 | 2014-04-22 | Synopsys, Inc. | Structured block transfer module, system architecture, and method for transferring |
US8614633B1 (en) * | 2007-01-08 | 2013-12-24 | Lockheed Martin Corporation | Integrated smart hazard assessment and response planning (SHARP) system and method for a vessel |
ATE548823T1 (en) * | 2007-04-27 | 2012-03-15 | Accenture Global Services Ltd | END USER CONTROL CONFIGURATION SYSTEM WITH DYNAMIC USER INTERFACE |
US7900168B2 (en) * | 2007-07-12 | 2011-03-01 | The Mathworks, Inc. | Customizable synthesis of tunable parameters for code generation |
US8145894B1 (en) * | 2008-02-25 | 2012-03-27 | Drc Computer Corporation | Reconfiguration of an accelerator module having a programmable logic device |
US8502832B2 (en) * | 2008-05-30 | 2013-08-06 | Advanced Micro Devices, Inc. | Floating point texture filtering using unsigned linear interpolators and block normalizations |
CN102047317B (en) | 2008-05-30 | 2015-09-16 | 先进微装置公司 | The device that redundancy approach and shader column are repaired |
US9093040B2 (en) | 2008-05-30 | 2015-07-28 | Advanced Micro Devices, Inc. | Redundancy method and apparatus for shader column repair |
US8773864B2 (en) * | 2008-06-18 | 2014-07-08 | Lockheed Martin Corporation | Enclosure assembly housing at least one electronic board assembly and systems using same |
US8189345B2 (en) | 2008-06-18 | 2012-05-29 | Lockheed Martin Corporation | Electronics module, enclosure assembly housing same, and related systems and methods |
US20100106668A1 (en) * | 2008-10-17 | 2010-04-29 | Louis Hawthorne | System and method for providing community wisdom based on user profile |
US8856463B2 (en) * | 2008-12-16 | 2014-10-07 | Frank Rau | System and method for high performance synchronous DRAM memory controller |
US8127262B1 (en) * | 2008-12-18 | 2012-02-28 | Xilinx, Inc. | Communicating state data between stages of pipelined packet processor |
US8156264B2 (en) * | 2009-04-03 | 2012-04-10 | Analog Devices, Inc. | Digital output sensor FIFO buffer with single port memory |
US8276159B2 (en) * | 2009-09-23 | 2012-09-25 | Microsoft Corporation | Message communication of sensor and other data |
US8225269B2 (en) * | 2009-10-30 | 2012-07-17 | Synopsys, Inc. | Technique for generating an analysis equation |
US8914672B2 (en) * | 2009-12-28 | 2014-12-16 | Intel Corporation | General purpose hardware to replace faulty core components that may also provide additional processor functionality |
US8705052B2 (en) * | 2010-04-14 | 2014-04-22 | Hewlett-Packard Development Company, L.P. | Communicating state data to a network service |
US8887054B2 (en) | 2010-04-15 | 2014-11-11 | Hewlett-Packard Development Company, L.P. | Application selection user interface |
US8370784B2 (en) * | 2010-07-13 | 2013-02-05 | Algotochip Corporation | Automatic optimal integrated circuit generator from algorithms and specification |
JP5555116B2 (en) * | 2010-09-29 | 2014-07-23 | キヤノン株式会社 | Information processing apparatus and inter-processor communication control method |
DE102010062191B4 (en) * | 2010-11-30 | 2012-06-28 | Siemens Aktiengesellschaft | Pipeline system and method for operating a pipeline system |
US8943113B2 (en) * | 2011-07-21 | 2015-01-27 | Xiaohua Yi | Methods and systems for parsing and interpretation of mathematical statements |
US8898516B2 (en) * | 2011-12-09 | 2014-11-25 | Toyota Jidosha Kabushiki Kaisha | Fault-tolerant computer system |
US9716802B2 (en) | 2012-04-12 | 2017-07-25 | Hewlett-Packard Development Company, L.P. | Content model for a printer interface |
US9015289B2 (en) * | 2012-04-12 | 2015-04-21 | Netflix, Inc. | Method and system for evaluating the resiliency of a distributed computing service by inducing a latency |
US10270709B2 (en) | 2015-06-26 | 2019-04-23 | Microsoft Technology Licensing, Llc | Allocating acceleration component functionality for supporting services |
US8635567B1 (en) * | 2012-10-11 | 2014-01-21 | Xilinx, Inc. | Electronic design automation tool for guided connection assistance |
US9417873B2 (en) | 2012-12-28 | 2016-08-16 | Intel Corporation | Apparatus and method for a hybrid latency-throughput processor |
US9361116B2 (en) * | 2012-12-28 | 2016-06-07 | Intel Corporation | Apparatus and method for low-latency invocation of accelerators |
US10140129B2 (en) | 2012-12-28 | 2018-11-27 | Intel Corporation | Processing core having shared front end unit |
US10346195B2 (en) | 2012-12-29 | 2019-07-09 | Intel Corporation | Apparatus and method for invocation of a multi threaded accelerator |
CN105009005B (en) * | 2013-02-19 | 2018-05-11 | 英派尔科技开发有限公司 | The test and reparation of hardware accelerator mirror image in programmable logic circuit |
US8739103B1 (en) * | 2013-03-04 | 2014-05-27 | Cypress Semiconductor Corporation | Techniques for placement in highly constrained architectures |
US9898339B2 (en) * | 2013-03-12 | 2018-02-20 | Itron, Inc. | Meter reading data validation |
JP6455132B2 (en) * | 2014-12-22 | 2019-01-23 | 富士通株式会社 | Information processing apparatus, processing method, and program |
WO2016125202A1 (en) * | 2015-02-04 | 2016-08-11 | Renesas Electronics Corporation | Data transfer apparatus |
US20160308649A1 (en) * | 2015-04-17 | 2016-10-20 | Microsoft Technology Licensing, Llc | Providing Services in a System having a Hardware Acceleration Plane and a Software Plane |
US9792154B2 (en) | 2015-04-17 | 2017-10-17 | Microsoft Technology Licensing, Llc | Data processing system having a hardware acceleration plane and a software plane |
US10198294B2 (en) | 2015-04-17 | 2019-02-05 | Microsoft Licensing Technology, LLC | Handling tenant requests in a system that uses hardware acceleration components |
KR20160148952A (en) * | 2015-06-17 | 2016-12-27 | 에스케이하이닉스 주식회사 | Memory system and operating method of memory system |
US10216555B2 (en) | 2015-06-26 | 2019-02-26 | Microsoft Technology Licensing, Llc | Partially reconfiguring acceleration components |
US20170046466A1 (en) * | 2015-08-10 | 2017-02-16 | International Business Machines Corporation | Logic structure aware circuit routing |
US10275160B2 (en) | 2015-12-21 | 2019-04-30 | Intel Corporation | Method and apparatus to enable individual non volatile memory express (NVME) input/output (IO) Queues on differing network addresses of an NVME controller |
US10013168B2 (en) | 2015-12-24 | 2018-07-03 | Intel Corporation | Disaggregating block storage controller stacks |
US10200376B2 (en) | 2016-08-24 | 2019-02-05 | Intel Corporation | Computer product, method, and system to dynamically provide discovery services for host nodes of target systems and storage resources in a network |
US10176116B2 (en) | 2016-09-28 | 2019-01-08 | Intel Corporation | Computer product, method, and system to provide discovery services to discover target storage resources and register a configuration of virtual target storage resources mapping to the target storage resources and an access control list of host nodes allowed to access the virtual target storage resources |
US10545770B2 (en) | 2016-11-14 | 2020-01-28 | Intel Corporation | Configurable client hardware |
US10545925B2 (en) * | 2018-06-06 | 2020-01-28 | Intel Corporation | Storage appliance for processing of functions as a service (FaaS) |
US10922463B1 (en) * | 2019-10-20 | 2021-02-16 | Xilinx, Inc. | User dialog-based automated system design for programmable integrated circuits |
CN112631168A (en) * | 2020-12-09 | 2021-04-09 | 广东电网有限责任公司 | FPGA-based deformation detector control circuit design method |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040019883A1 (en) * | 2001-01-26 | 2004-01-29 | Northwestern University | Method and apparatus for automatically generating hardware from algorithms described in matlab |
Family Cites Families (167)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2006114A (en) * | 1931-04-27 | 1935-06-25 | Rosenmund Karl Wilhelm | Aliphatic-aromatic amine and process of making same |
US3665173A (en) | 1968-09-03 | 1972-05-23 | Ibm | Triple modular redundancy/sparing |
CH658567GA3 (en) | 1984-03-28 | 1986-11-28 | ||
US4782461A (en) | 1984-06-21 | 1988-11-01 | Step Engineering | Logical grouping of facilities within a computer development system |
US4703475A (en) * | 1985-12-04 | 1987-10-27 | American Telephone And Telegraph Company At&T Bell Laboratories | Data communication method and apparatus using multiple physical data links |
US4985832A (en) | 1986-09-18 | 1991-01-15 | Digital Equipment Corporation | SIMD array processing system with routing networks having plurality of switching stages to transfer messages among processors |
US4873626A (en) | 1986-12-17 | 1989-10-10 | Massachusetts Institute Of Technology | Parallel processing system with processor array having memory system included in system memory |
US4914653A (en) | 1986-12-22 | 1990-04-03 | American Telephone And Telegraph Company | Inter-processor communication protocol |
US4774574A (en) | 1987-06-02 | 1988-09-27 | Eastman Kodak Company | Adaptive block transform image coding method and apparatus |
US4862407A (en) | 1987-10-05 | 1989-08-29 | Motorola, Inc. | Digital signal processing apparatus |
US4956771A (en) | 1988-05-24 | 1990-09-11 | Prime Computer, Inc. | Method for inter-processor data transfer |
US4915653A (en) * | 1988-12-16 | 1990-04-10 | Amp Incorporated | Electrical connector |
US5212777A (en) | 1989-11-17 | 1993-05-18 | Texas Instruments Incorporated | Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation |
US5317752A (en) * | 1989-12-22 | 1994-05-31 | Tandem Computers Incorporated | Fault-tolerant computer system with auto-restart after power-fall |
US5185871A (en) * | 1989-12-26 | 1993-02-09 | International Business Machines Corporation | Coordination of out-of-sequence fetching between multiple processors using re-execution of instructions |
US5572437A (en) * | 1990-04-06 | 1996-11-05 | Lsi Logic Corporation | Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models |
US5553002A (en) | 1990-04-06 | 1996-09-03 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface |
US5867399A (en) | 1990-04-06 | 1999-02-02 | Lsi Logic Corporation | System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description |
US5623418A (en) | 1990-04-06 | 1997-04-22 | Lsi Logic Corporation | System and method for creating and validating structural description of electronic system |
US5544067A (en) * | 1990-04-06 | 1996-08-06 | Lsi Logic Corporation | Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation |
US5555201A (en) | 1990-04-06 | 1996-09-10 | Lsi Logic Corporation | Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information |
US5598344A (en) * | 1990-04-06 | 1997-01-28 | Lsi Logic Corporation | Method and system for creating, validating, and scaling structural description of electronic device |
US5421028A (en) | 1991-03-15 | 1995-05-30 | Hewlett-Packard Company | Processing commands and data in a common pipeline path in a high-speed computer graphics system |
JPH0581216A (en) | 1991-09-20 | 1993-04-02 | Hitachi Ltd | Parallel processor |
US5283883A (en) | 1991-10-17 | 1994-02-01 | Sun Microsystems, Inc. | Method and direct memory access controller for asynchronously reading/writing data from/to a memory with improved throughput |
US5159449A (en) * | 1991-12-26 | 1992-10-27 | Workstation Technologies, Inc. | Method and apparatus for data reduction in a video image data reduction system |
JP2500038B2 (en) * | 1992-03-04 | 1996-05-29 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Multiprocessor computer system, fault tolerant processing method and data processing system |
EP0566015A3 (en) | 1992-04-14 | 1994-07-06 | Eastman Kodak Co | Neural network optical character recognition system and method for classifying characters in amoving web |
US5339413A (en) | 1992-08-21 | 1994-08-16 | International Business Machines Corporation | Data stream protocol for multimedia data streaming data processing system |
US5383187A (en) * | 1992-09-18 | 1995-01-17 | Hughes Aricraft Company | Adaptive protocol for packet communications network and method |
US5603043A (en) * | 1992-11-05 | 1997-02-11 | Giga Operations Corporation | System for compiling algorithmic language source code for implementation in programmable hardware |
US5361373A (en) | 1992-12-11 | 1994-11-01 | Gilson Kent L | Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor |
EP0626661A1 (en) * | 1993-05-24 | 1994-11-30 | Societe D'applications Generales D'electricite Et De Mecanique Sagem | Digital image processing circuitry |
US5392393A (en) | 1993-06-04 | 1995-02-21 | Sun Microsystems, Inc. | Architecture for a high performance three dimensional graphics accelerator |
US5490088A (en) * | 1994-02-28 | 1996-02-06 | Motorola, Inc. | Method of handling data retrieval requests |
US5583964A (en) * | 1994-05-02 | 1996-12-10 | Motorola, Inc. | Computer utilizing neural network and method of using same |
US5493508A (en) | 1994-06-01 | 1996-02-20 | Lsi Logic Corporation | Specification and design of complex digital systems |
JP3365581B2 (en) * | 1994-07-29 | 2003-01-14 | 富士通株式会社 | Information processing device with self-healing function |
US5568614A (en) | 1994-07-29 | 1996-10-22 | International Business Machines Corporation | Data streaming between peer subsystems of a computer system |
US5710910A (en) | 1994-09-30 | 1998-01-20 | University Of Washington | Asynchronous self-tuning clock domains and method for transferring data among domains |
US5649135A (en) | 1995-01-17 | 1997-07-15 | International Business Machines Corporation | Parallel processing system and method using surrogate instructions |
US5692183A (en) | 1995-03-31 | 1997-11-25 | Sun Microsystems, Inc. | Methods and apparatus for providing transparent persistence in a distributed object operating environment |
JP2987308B2 (en) | 1995-04-28 | 1999-12-06 | 松下電器産業株式会社 | Information processing device |
US6282578B1 (en) | 1995-06-26 | 2001-08-28 | Hitachi, Ltd. | Execution management method of program on reception side of message in distributed processing system |
US5752071A (en) * | 1995-07-17 | 1998-05-12 | Intel Corporation | Function coprocessor |
US5649176A (en) | 1995-08-10 | 1997-07-15 | Virtual Machine Works, Inc. | Transition analysis and circuit resynthesis method and device for digital circuit modeling |
US5732107A (en) * | 1995-08-31 | 1998-03-24 | Northrop Grumman Corporation | Fir interpolator with zero order hold and fir-spline interpolation combination |
US5648732A (en) * | 1995-10-04 | 1997-07-15 | Xilinx, Inc. | Field programmable pipeline array |
CN100414612C (en) * | 1995-10-09 | 2008-08-27 | 松下电器产业株式会社 | Optic disc |
JPH09106407A (en) | 1995-10-12 | 1997-04-22 | Toshiba Corp | Design supporting system |
US5640107A (en) | 1995-10-24 | 1997-06-17 | Northrop Grumman Corporation | Method for in-circuit programming of a field-programmable gate array configuration memory |
JPH09148907A (en) | 1995-11-22 | 1997-06-06 | Nec Corp | Synchronous semiconductor logic device |
US5784636A (en) * | 1996-05-28 | 1998-07-21 | National Semiconductor Corporation | Reconfigurable computer architecture for use in signal processing applications |
US5916307A (en) * | 1996-06-05 | 1999-06-29 | New Era Of Networks, Inc. | Method and structure for balanced queue communication between nodes in a distributed computing application |
US6115047A (en) * | 1996-07-01 | 2000-09-05 | Sun Microsystems, Inc. | Method and apparatus for implementing efficient floating point Z-buffering |
US6023742A (en) * | 1996-07-18 | 2000-02-08 | University Of Washington | Reconfigurable computing architecture for providing pipelined data paths |
US5963454A (en) | 1996-09-25 | 1999-10-05 | Vlsi Technology, Inc. | Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs |
US5892962A (en) * | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
JP3406790B2 (en) * | 1996-11-25 | 2003-05-12 | 株式会社東芝 | Data transfer system and data transfer method |
US6028939A (en) | 1997-01-03 | 2000-02-22 | Redcreek Communications, Inc. | Data security system and method |
US5978578A (en) | 1997-01-30 | 1999-11-02 | Azarya; Arnon | Openbus system for control automation networks |
US5941999A (en) | 1997-03-31 | 1999-08-24 | Sun Microsystems | Method and system for achieving high availability in networked computer systems |
US5931959A (en) * | 1997-05-21 | 1999-08-03 | The United States Of America As Represented By The Secretary Of The Air Force | Dynamically reconfigurable FPGA apparatus and method for multiprocessing and fault tolerance |
US5996059A (en) | 1997-07-01 | 1999-11-30 | National Semiconductor Corporation | System for monitoring an execution pipeline utilizing an address pipeline in parallel with the execution pipeline |
US6784903B2 (en) * | 1997-08-18 | 2004-08-31 | National Instruments Corporation | System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations |
US5987620A (en) | 1997-09-19 | 1999-11-16 | Thang Tran | Method and apparatus for a self-timed and self-enabled distributed clock |
US6216191B1 (en) * | 1997-10-15 | 2001-04-10 | Lucent Technologies Inc. | Field programmable gate array having a dedicated processor interface |
JPH11120156A (en) * | 1997-10-17 | 1999-04-30 | Nec Corp | Data communication system in multiprocessor system |
US6018793A (en) | 1997-10-24 | 2000-01-25 | Cirrus Logic, Inc. | Single chip controller-memory device including feature-selectable bank I/O and architecture and methods suitable for implementing the same |
JPH11134243A (en) * | 1997-10-31 | 1999-05-21 | Brother Ind Ltd | Controller for storage device and control method for storage device in data processing system |
US6076152A (en) * | 1997-12-17 | 2000-06-13 | Src Computers, Inc. | Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem |
US6049222A (en) * | 1997-12-30 | 2000-04-11 | Xilinx, Inc | Configuring an FPGA using embedded memory |
EP0945788B1 (en) | 1998-02-04 | 2004-08-04 | Texas Instruments Inc. | Data processing system with digital signal processor core and co-processor and data processing method |
US7152027B2 (en) * | 1998-02-17 | 2006-12-19 | National Instruments Corporation | Reconfigurable test system |
US6096091A (en) * | 1998-02-24 | 2000-08-01 | Advanced Micro Devices, Inc. | Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip |
US6230253B1 (en) | 1998-03-31 | 2001-05-08 | Intel Corporation | Executing partial-width packed data instructions |
US6112288A (en) * | 1998-05-19 | 2000-08-29 | Paracel, Inc. | Dynamic configurable system of parallel modules comprising chain of chips comprising parallel pipeline chain of processors with master controller feeding command and data |
US6247118B1 (en) * | 1998-06-05 | 2001-06-12 | Mcdonnell Douglas Corporation | Systems and methods for transient error recovery in reduced instruction set computer processors via instruction retry |
US6202139B1 (en) | 1998-06-19 | 2001-03-13 | Advanced Micro Devices, Inc. | Pipelined data cache with multiple ports and processor with load/store unit selecting only load or store operations for concurrent processing |
US6282627B1 (en) * | 1998-06-29 | 2001-08-28 | Chameleon Systems, Inc. | Integrated processor and programmable data path chip for reconfigurable computing |
US6253276B1 (en) * | 1998-06-30 | 2001-06-26 | Micron Technology, Inc. | Apparatus for adaptive decoding of memory addresses |
US5916037A (en) | 1998-09-11 | 1999-06-29 | Hill; Gaius | Golf swing training device and method |
US6192384B1 (en) * | 1998-09-14 | 2001-02-20 | The Board Of Trustees Of The Leland Stanford Junior University | System and method for performing compound vector operations |
US6237054B1 (en) | 1998-09-14 | 2001-05-22 | Advanced Micro Devices, Inc. | Network interface unit including a microcontroller having multiple configurable logic blocks, with a test/program bus for performing a plurality of selected functions |
US6862563B1 (en) | 1998-10-14 | 2005-03-01 | Arc International | Method and apparatus for managing the configuration and functionality of a semiconductor design |
US6405266B1 (en) * | 1998-11-30 | 2002-06-11 | Hewlett-Packard Company | Unified publish and subscribe paradigm for local and remote publishing destinations |
US6247134B1 (en) * | 1999-03-31 | 2001-06-12 | Synopsys, Inc. | Method and system for pipe stage gating within an operating pipelined circuit for power savings |
US6308311B1 (en) | 1999-05-14 | 2001-10-23 | Xilinx, Inc. | Method for reconfiguring a field programmable gate array from a host |
US6477170B1 (en) | 1999-05-21 | 2002-11-05 | Advanced Micro Devices, Inc. | Method and apparatus for interfacing between systems operating under different clock regimes with interlocking to prevent overwriting of data |
EP1061438A1 (en) | 1999-06-15 | 2000-12-20 | Hewlett-Packard Company | Computer architecture containing processor and coprocessor |
EP1061439A1 (en) | 1999-06-15 | 2000-12-20 | Hewlett-Packard Company | Memory and instructions in computer architecture containing processor and coprocessor |
US20030014627A1 (en) * | 1999-07-08 | 2003-01-16 | Broadcom Corporation | Distributed processing in a cryptography acceleration chip |
GB2352548B (en) * | 1999-07-26 | 2001-06-06 | Sun Microsystems Inc | Method and apparatus for executing standard functions in a computer system |
JP3892998B2 (en) * | 1999-09-14 | 2007-03-14 | 富士通株式会社 | Distributed processing device |
JP2001142695A (en) | 1999-10-01 | 2001-05-25 | Hitachi Ltd | Loading method of constant to storage place, loading method of constant to address storage place, loading method of constant to register, deciding method of number of code bit, normalizing method of binary number and instruction in computer system |
US6526430B1 (en) * | 1999-10-04 | 2003-02-25 | Texas Instruments Incorporated | Reconfigurable SIMD coprocessor architecture for sum of absolute differences and symmetric filtering (scalable MAC engine for image processing) |
US6516420B1 (en) * | 1999-10-25 | 2003-02-04 | Motorola, Inc. | Data synchronizer using a parallel handshaking pipeline wherein validity indicators generate and send acknowledgement signals to a different clock domain |
US6625749B1 (en) * | 1999-12-21 | 2003-09-23 | Intel Corporation | Firmware mechanism for correcting soft errors |
US6606360B1 (en) | 1999-12-30 | 2003-08-12 | Intel Corporation | Method and apparatus for receiving data |
US6611920B1 (en) * | 2000-01-21 | 2003-08-26 | Intel Corporation | Clock distribution system for selectively enabling clock signals to portions of a pipelined circuit |
US6326806B1 (en) * | 2000-03-29 | 2001-12-04 | Xilinx, Inc. | FPGA-based communications access point and system for reconfiguration |
US6624819B1 (en) | 2000-05-01 | 2003-09-23 | Broadcom Corporation | Method and system for providing a flexible and efficient processor for use in a graphics processing system |
US6532009B1 (en) * | 2000-05-18 | 2003-03-11 | International Business Machines Corporation | Programmable hardwired geometry pipeline |
US6817005B2 (en) | 2000-05-25 | 2004-11-09 | Xilinx, Inc. | Modular design method and system for programmable logic devices |
DE10026118C2 (en) * | 2000-05-26 | 2002-11-28 | Ronald Neuendorf | Device for moistening liquid-absorbing agents, such as toilet paper |
US6839873B1 (en) * | 2000-06-23 | 2005-01-04 | Cypress Semiconductor Corporation | Method and apparatus for programmable logic device (PLD) built-in-self-test (BIST) |
US6684314B1 (en) * | 2000-07-14 | 2004-01-27 | Agilent Technologies, Inc. | Memory controller with programmable address configuration |
US6982976B2 (en) * | 2000-08-11 | 2006-01-03 | Texas Instruments Incorporated | Datapipe routing bridge |
US7196710B1 (en) | 2000-08-23 | 2007-03-27 | Nintendo Co., Ltd. | Method and apparatus for buffering graphics data in a graphics system |
US6829697B1 (en) * | 2000-09-06 | 2004-12-07 | International Business Machines Corporation | Multiple logical interfaces to a shared coprocessor resource |
GB0023409D0 (en) * | 2000-09-22 | 2000-11-08 | Integrated Silicon Systems Ltd | Data encryption apparatus |
JP3880310B2 (en) * | 2000-12-01 | 2007-02-14 | シャープ株式会社 | Semiconductor integrated circuit |
US6708239B1 (en) * | 2000-12-08 | 2004-03-16 | The Boeing Company | Network device interface for digitally interfacing data channels to a controller via a network |
US6785841B2 (en) | 2000-12-14 | 2004-08-31 | International Business Machines Corporation | Processor with redundant logic |
US6925549B2 (en) * | 2000-12-21 | 2005-08-02 | International Business Machines Corporation | Asynchronous pipeline control interface using tag values to control passing data through successive pipeline stages |
US20020087829A1 (en) * | 2000-12-29 | 2002-07-04 | Snyder Walter L. | Re-targetable communication system |
US6915502B2 (en) * | 2001-01-03 | 2005-07-05 | University Of Southern California | System level applications of adaptive computing (SLAAC) technology |
US6662285B1 (en) | 2001-01-09 | 2003-12-09 | Xilinx, Inc. | User configurable memory system having local and global memory blocks |
US7091598B2 (en) * | 2001-01-19 | 2006-08-15 | Renesas Technology Corporation | Electronic circuit device |
US7036059B1 (en) * | 2001-02-14 | 2006-04-25 | Xilinx, Inc. | Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays |
US20030061409A1 (en) * | 2001-02-23 | 2003-03-27 | Rudusky Daryl | System, method and article of manufacture for dynamic, automated product fulfillment for configuring a remotely located device |
US6848060B2 (en) * | 2001-02-27 | 2005-01-25 | International Business Machines Corporation | Synchronous to asynchronous to synchronous interface |
JP2002269063A (en) | 2001-03-07 | 2002-09-20 | Toshiba Corp | Massaging program, messaging method of distributed system, and messaging system |
JP3873639B2 (en) | 2001-03-12 | 2007-01-24 | 株式会社日立製作所 | Network connection device |
JP2002281079A (en) | 2001-03-21 | 2002-09-27 | Victor Co Of Japan Ltd | Image data transmitting device |
US7065672B2 (en) | 2001-03-28 | 2006-06-20 | Stratus Technologies Bermuda Ltd. | Apparatus and methods for fault-tolerant computing using a switching fabric |
US6530073B2 (en) * | 2001-04-30 | 2003-03-04 | Lsi Logic Corporation | RTL annotation tool for layout induced netlist changes |
US7219309B2 (en) | 2001-05-02 | 2007-05-15 | Bitstream Inc. | Innovations for the display of web pages |
US7210022B2 (en) | 2001-05-15 | 2007-04-24 | Cloudshield Technologies, Inc. | Apparatus and method for interconnecting a processor to co-processors using a shared memory as the communication interface |
US7076595B1 (en) * | 2001-05-18 | 2006-07-11 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
US6985975B1 (en) | 2001-06-29 | 2006-01-10 | Sanera Systems, Inc. | Packet lockstep system and method |
US20030086595A1 (en) * | 2001-11-07 | 2003-05-08 | Hui Hu | Display parameter-dependent pre-transmission processing of image data |
US7106715B1 (en) * | 2001-11-16 | 2006-09-12 | Vixs Systems, Inc. | System for providing data to multiple devices and method thereof |
US7143418B1 (en) * | 2001-12-10 | 2006-11-28 | Xilinx, Inc. | Core template package for creating run-time reconfigurable cores |
US7065560B2 (en) | 2002-03-12 | 2006-06-20 | Hewlett-Packard Development Company, L.P. | Verification of computer program versions based on a selected recipe from a recipe table |
US20040013258A1 (en) * | 2002-07-22 | 2004-01-22 | Web. De Ag | Communications environment having a connection device |
US7550870B2 (en) * | 2002-05-06 | 2009-06-23 | Cyber Switching, Inc. | Method and apparatus for remote power management and monitoring |
US7137020B2 (en) * | 2002-05-17 | 2006-11-14 | Sun Microsystems, Inc. | Method and apparatus for disabling defective components in a computer system |
US7073158B2 (en) | 2002-05-17 | 2006-07-04 | Pixel Velocity, Inc. | Automated system for designing and developing field programmable gate arrays |
US7117390B1 (en) | 2002-05-20 | 2006-10-03 | Sandia Corporation | Practical, redundant, failure-tolerant, self-reconfiguring embedded system architecture |
US7024654B2 (en) | 2002-06-11 | 2006-04-04 | Anadigm, Inc. | System and method for configuring analog elements in a configurable hardware device |
US20030231649A1 (en) | 2002-06-13 | 2003-12-18 | Awoseyi Paul A. | Dual purpose method and apparatus for performing network interface and security transactions |
US7076681B2 (en) | 2002-07-02 | 2006-07-11 | International Business Machines Corporation | Processor with demand-driven clock throttling power reduction |
EP1383042B1 (en) | 2002-07-19 | 2007-03-28 | STMicroelectronics S.r.l. | A multiphase synchronous pipeline structure |
US7017140B2 (en) | 2002-08-29 | 2006-03-21 | Bae Systems Information And Electronic Systems Integration Inc. | Common components in interface framework for developing field programmable based applications independent of target circuit board |
US7418574B2 (en) * | 2002-10-31 | 2008-08-26 | Lockheed Martin Corporation | Configuring a portion of a pipeline accelerator to generate pipeline date without a program instruction |
WO2004042562A2 (en) | 2002-10-31 | 2004-05-21 | Lockheed Martin Corporation | Pipeline accelerator and related system and method |
EP1576471A2 (en) | 2002-10-31 | 2005-09-21 | Lockheed Martin Corporation | Programmable circuit and related computing machine and method |
US7200114B1 (en) | 2002-11-18 | 2007-04-03 | At&T Corp. | Method for reconfiguring a router |
US7185225B2 (en) | 2002-12-02 | 2007-02-27 | Marvell World Trade Ltd. | Self-reparable semiconductor and method thereof |
US7260794B2 (en) | 2002-12-20 | 2007-08-21 | Quickturn Design Systems, Inc. | Logic multiprocessor for FPGA implementation |
US20040203383A1 (en) * | 2002-12-31 | 2004-10-14 | Kelton James Robert | System for providing data to multiple devices and method thereof |
US7178112B1 (en) * | 2003-04-16 | 2007-02-13 | The Mathworks, Inc. | Management of functions for block diagrams |
US7096444B2 (en) * | 2003-06-09 | 2006-08-22 | Kuoching Lin | Representing device layout using tree structure |
CN1802622A (en) * | 2003-06-10 | 2006-07-12 | 皇家飞利浦电子股份有限公司 | Embedded computing system with reconfigurable power supply and/or clock frequency domains |
US7230541B2 (en) * | 2003-11-19 | 2007-06-12 | Baker Hughes Incorporated | High speed communication for measurement while drilling |
US7228520B1 (en) | 2004-01-30 | 2007-06-05 | Xilinx, Inc. | Method and apparatus for a programmable interface of a soft platform on a programmable logic device |
US7284225B1 (en) * | 2004-05-20 | 2007-10-16 | Xilinx, Inc. | Embedding a hardware object in an application system |
US7360196B1 (en) * | 2004-06-02 | 2008-04-15 | Altera Corporation | Technology mapping for programming and design of a programmable logic device by equating logic expressions |
US7143368B1 (en) * | 2004-06-10 | 2006-11-28 | Altera Corporation | DSP design system level power estimation |
ITPD20040058U1 (en) * | 2004-07-06 | 2004-10-06 | Marchioro Spa | MODULAR CAGE STRUCTURE |
US7809982B2 (en) * | 2004-10-01 | 2010-10-05 | Lockheed Martin Corporation | Reconfigurable computing machine and related systems and methods |
WO2006039713A2 (en) | 2004-10-01 | 2006-04-13 | Lockheed Martin Corporation | Configurable computing machine and related systems and methods |
TWM279747U (en) * | 2004-11-24 | 2005-11-01 | Jing-Jung Chen | Improved structure of a turbine blade |
US20070030816A1 (en) * | 2005-08-08 | 2007-02-08 | Honeywell International Inc. | Data compression and abnormal situation detection in a wireless sensor network |
WO2007137266A2 (en) | 2006-05-22 | 2007-11-29 | Coherent Logix Incorporated | Designing an asic based on execution of a software program on a processing system |
KR20080086423A (en) | 2008-09-01 | 2008-09-25 | 김태진 | Secondary comb for cutting hair |
-
2005
- 2005-10-03 US US11/243,508 patent/US7809982B2/en not_active Expired - Fee Related
- 2005-10-03 WO PCT/US2005/035814 patent/WO2006039711A1/en active Application Filing
- 2005-10-03 US US11/243,527 patent/US7487302B2/en not_active Expired - Fee Related
- 2005-10-03 US US11/243,502 patent/US8073974B2/en not_active Expired - Fee Related
- 2005-10-03 US US11/243,509 patent/US20060230377A1/en not_active Abandoned
- 2005-10-03 US US11/243,528 patent/US7619541B2/en not_active Expired - Fee Related
- 2005-10-03 US US11/243,507 patent/US7676649B2/en not_active Expired - Fee Related
- 2005-10-03 US US11/243,506 patent/US20060085781A1/en not_active Abandoned
- 2005-10-03 WO PCT/US2005/035813 patent/WO2006039710A2/en active Application Filing
- 2005-10-03 US US11/243,459 patent/US20060101250A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040019883A1 (en) * | 2001-01-26 | 2004-01-29 | Northwestern University | Method and apparatus for automatically generating hardware from algorithms described in matlab |
Non-Patent Citations (2)
Title |
---|
IEEE VHDL MATH PACKAGE STUDY GROUP: "Package_Math Real Version 0.7 (header only)", 28 May 1993 (1993-05-28), XP002372288, Retrieved from the Internet <URL:http://tams-www.informatik.uni-hamburg.de/vhdl/packages/P1076.2/mathpack.vhd> [retrieved on 20060315] * |
RHETT DAVIS: "MatLAB to RTL Synthesis", 2 July 2001 (2001-07-02), Internet Archive, XP002372287, Retrieved from the Internet <URL:http://web.archive.org/web/20010702232849/http://bwrc.eecs.berkeley.edu/People/Grad_Students/wrdavis/research/ee244/progress.html> [retrieved on 20060315] * |
Also Published As
Publication number | Publication date |
---|---|
US20060085781A1 (en) | 2006-04-20 |
US20060230377A1 (en) | 2006-10-12 |
US7619541B2 (en) | 2009-11-17 |
WO2006039710A9 (en) | 2006-07-20 |
WO2006039710A2 (en) | 2006-04-13 |
WO2006039711A1 (en) | 2006-04-13 |
US7809982B2 (en) | 2010-10-05 |
US20060101253A1 (en) | 2006-05-11 |
US8073974B2 (en) | 2011-12-06 |
US20060149920A1 (en) | 2006-07-06 |
US20060101250A1 (en) | 2006-05-11 |
US7487302B2 (en) | 2009-02-03 |
US7676649B2 (en) | 2010-03-09 |
US20060123282A1 (en) | 2006-06-08 |
US20060087450A1 (en) | 2006-04-27 |
US20060101307A1 (en) | 2006-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006039710A3 (en) | Computer-based tool and method for designing an electronic circuit and related system and library for same | |
WO2006052738A3 (en) | A method and process for design of integrated circuits using regular geometry patterns to obtain geometrically consistent component features | |
WO2005114235A3 (en) | Method and structure to develop a test program for semiconductor integrated circuits | |
DE602006012292D1 (en) | METHOD FOR DATA PROCESSING WITH MODULAR POTENTRATION AND ASSOCIATED DEVICE | |
WO2000079441A3 (en) | Improved method and apparatus for clock tree solution synthesis based on design constraints | |
WO2004059539A3 (en) | A method for accounting for process variation in the design of integrated circuits | |
IL189173A0 (en) | Method for producing a 3-dimensional integrated circuit (ic) and an ic produced thereby | |
WO2008042138A3 (en) | Single event upset test circuit and methodology | |
WO2005022338A3 (en) | Improved computerized extension apparatus and methods | |
WO2007095552A3 (en) | System and method for generating and executing a platform emulation based on a selected application | |
WO2007078913A3 (en) | Cross-architecture execution optimization | |
ATE462980T1 (en) | IC TEST METHOD AND APPARATUS | |
WO2007067399A3 (en) | Partitioning of tasks for execution by a vliw hardware acceleration system | |
WO2008112207A3 (en) | Software programmable timing architecture | |
ATE531131T1 (en) | METHOD AND DEVICE FOR DISTRIBUTING SEVERAL SIGNAL INPUTS TO SEVERAL INTEGRATED CIRCUITS | |
WO2004066268A3 (en) | Dual search acceleration technique for speech recognition | |
WO2006127485A3 (en) | Method and system for incorporation of patterns and design rule checking | |
WO2003075189A3 (en) | An interconnect-aware methodology for integrated circuit design | |
TWI263916B (en) | System and method for reducing design cycle time for designing input/output cells | |
TW200639870A (en) | Method of specifying pin states for a memory chip | |
EP1979757B8 (en) | An integrated circuit package, and a method for producing an integrated circuit package having two dies with input and output terminals of integrated circuits of the dies directly addressable for testing of the package | |
WO2000079381A3 (en) | Indefinite-size variables within an intermediate language | |
WO2007107659A3 (en) | Restrained vector quantisation | |
WO2006059775A3 (en) | Dynamically reconfigurable processor | |
WO2007010009A3 (en) | Permanent data hardware integrity |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 05804054 Country of ref document: EP Kind code of ref document: A2 |