WO2006057729A3 - Monolithic multi-level module and method - Google Patents

Monolithic multi-level module and method Download PDF

Info

Publication number
WO2006057729A3
WO2006057729A3 PCT/US2005/037159 US2005037159W WO2006057729A3 WO 2006057729 A3 WO2006057729 A3 WO 2006057729A3 US 2005037159 W US2005037159 W US 2005037159W WO 2006057729 A3 WO2006057729 A3 WO 2006057729A3
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
pcb
cavity
geometry
monolithic
Prior art date
Application number
PCT/US2005/037159
Other languages
French (fr)
Other versions
WO2006057729A2 (en
Inventor
John Gregory
Original Assignee
Intraglobal Corp
John Gregory
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intraglobal Corp, John Gregory filed Critical Intraglobal Corp
Publication of WO2006057729A2 publication Critical patent/WO2006057729A2/en
Publication of WO2006057729A3 publication Critical patent/WO2006057729A3/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49572Lead-frames or other flat leads consisting of thin flexible metallic tape with or without a film carrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/09418Special orientation of pads, lands or terminals of component, e.g. radial or polygonal orientation
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10568Integral adaptations of a component or an auxiliary PCB for mounting, e.g. integral spacer element
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10681Tape Carrier Package [TCP]; Flexible sheet connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/167Using mechanical means for positioning, alignment or registration, e.g. using rod-in-hole alignment
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Abstract

An interposer (1) having a substrate (10) composed of a flat flexible thin sheet of plastic dielectric material having a copper film laminated on one side. The substrate defines a component site in the form of a cavity (20) in the substrate. The copper film defines a plurality of separated interconnects, each having a tab (22) extending into the cavity (20) formed in the substrate. An electrical component (18) having contacts is positioned in the cavity and its contacts are bonded to the tabs. At least a plurality of the separate interconnects extend laterally beyond the substrate to define flanges (14). The substrate is profiled to be easily oriented in a PCB (30). A monolithic multi-level micropackage (110) having a plurality of layers of copper foils (112) laminated on flexible thin substrates (116) processed to embed in at least one layer of an interposer according to the above, the layers being bonded together by a bonding material and compressed to form a monolithic structure. Monolithic structure can have geometry to enable registration in a PCB. The geometry can be cylindrical with protrusions. The top layer (103) can define connecting flanges to connect with leads on the PCB. Heat sinks (60) can be incorporated into the structure.
PCT/US2005/037159 2004-11-22 2005-10-18 Monolithic multi-level module and method WO2006057729A2 (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US63030504P 2004-11-22 2004-11-22
US60/630,305 2004-11-22
US63088104P 2004-11-24 2004-11-24
US60/630,881 2004-11-24
US66137705P 2005-03-14 2005-03-14
US60/661,377 2005-03-14

Publications (2)

Publication Number Publication Date
WO2006057729A2 WO2006057729A2 (en) 2006-06-01
WO2006057729A3 true WO2006057729A3 (en) 2006-12-07

Family

ID=36498395

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/037159 WO2006057729A2 (en) 2004-11-22 2005-10-18 Monolithic multi-level module and method

Country Status (1)

Country Link
WO (1) WO2006057729A2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6040739A (en) * 1998-09-02 2000-03-21 Trw Inc. Waveguide to microstrip backshort with external spring compression
US6099677A (en) * 1998-02-13 2000-08-08 Merrimac Industries, Inc. Method of making microwave, multifunction modules using fluoropolymer composite substrates
US20050236178A1 (en) * 2004-04-27 2005-10-27 Lauriello Philip J Fusion bonded assembly with attached leads

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6099677A (en) * 1998-02-13 2000-08-08 Merrimac Industries, Inc. Method of making microwave, multifunction modules using fluoropolymer composite substrates
US6040739A (en) * 1998-09-02 2000-03-21 Trw Inc. Waveguide to microstrip backshort with external spring compression
US20050236178A1 (en) * 2004-04-27 2005-10-27 Lauriello Philip J Fusion bonded assembly with attached leads

Also Published As

Publication number Publication date
WO2006057729A2 (en) 2006-06-01

Similar Documents

Publication Publication Date Title
US9681558B2 (en) Module with integrated power electronic circuitry and logic circuitry
US9232658B2 (en) Method for manufacturing an electronic module
EP1981321A3 (en) Circuitized substrate assembly with internal stacked semiconductor chips, method of making same, electrical assembly utilizing same and information handling system utilizing same
CN108770184B (en) Flexible circuit board, manufacturing method of flexible circuit board and flexible display panel
EP1337136A3 (en) Connecting member between wiring films, manufacturing method thereof, and manufacturing method of multilayer wiring substrate
EP3254308B1 (en) Systems for combined thermal and electrical energy transfer
CN106716627A (en) Flexible electronic circuits with embedded integrated circuit die and methods of making and using the same
TW200520042A (en) Semiconductor module containing circuit elements, method for manufacture thereof, and application thereof
EP0871219A3 (en) Metal-based semiconductor circuit substrates
WO2008078739A1 (en) Multilayer circuit board and motor drive circuit board
TW200642554A (en) Multilayer circuit board with embedded components and method of manufacture
WO2009060753A1 (en) Solar battery module and method for manufacturing solar battery module
EP1581035A3 (en) Multilayer ceramic substrate and its production method
EP1724832A3 (en) Multilayer module formed of modules stacked on top of each other and method of manufacturing the same
EP0905763A3 (en) Multilayer wiring substrate and method for producing the same
CN109429441A (en) Rigid Flex and preparation method thereof
TW200612440A (en) Polymer-matrix conductive film and method for fabricating the same
WO2009057332A1 (en) Circuit connecting method
TW200618683A (en) Circuit board structure with embeded adjustable passive components and method for fabricating the same
WO2005008733A3 (en) Modular electronic assembly and method of making
WO2006044739A3 (en) Microelectronics package and method
TW200420203A (en) Multilayer board and its manufacturing method
TWI771461B (en) Printed circuit board
US6007669A (en) Layer to layer interconnect
CN109862695A (en) Built-in type circuit board and preparation method thereof

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 05813831

Country of ref document: EP

Kind code of ref document: A2