WO2006082091A3 - Low latency massive parallel data processing device - Google Patents

Low latency massive parallel data processing device Download PDF

Info

Publication number
WO2006082091A3
WO2006082091A3 PCT/EP2006/001014 EP2006001014W WO2006082091A3 WO 2006082091 A3 WO2006082091 A3 WO 2006082091A3 EP 2006001014 W EP2006001014 W EP 2006001014W WO 2006082091 A3 WO2006082091 A3 WO 2006082091A3
Authority
WO
WIPO (PCT)
Prior art keywords
processing device
data processing
parallel data
low latency
massive parallel
Prior art date
Application number
PCT/EP2006/001014
Other languages
French (fr)
Other versions
WO2006082091A8 (en
WO2006082091A2 (en
Inventor
Martin Vorbach
Frank May
Original Assignee
Pact Xpp Technologies Ag
Martin Vorbach
Frank May
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pact Xpp Technologies Ag, Martin Vorbach, Frank May filed Critical Pact Xpp Technologies Ag
Priority to EP06706669A priority Critical patent/EP1849095B1/en
Priority to US11/883,670 priority patent/US20090031104A1/en
Priority to JP2007553552A priority patent/JP2008530642A/en
Publication of WO2006082091A2 publication Critical patent/WO2006082091A2/en
Publication of WO2006082091A3 publication Critical patent/WO2006082091A3/en
Publication of WO2006082091A8 publication Critical patent/WO2006082091A8/en
Priority to US13/026,475 priority patent/US20130111188A9/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30058—Conditional branch instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units

Abstract

Data processing device comprising a multidimensional array of ALUs, having at least two dimensions where the number of ALUs in the dimension is greater or equal to 2, adapted to process data without register caused latency between at least some of the ALUs in the corresponding array.
PCT/EP2006/001014 2003-07-24 2006-02-06 Low latency massive parallel data processing device WO2006082091A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP06706669A EP1849095B1 (en) 2005-02-07 2006-02-06 Low latency massive parallel data processing device
US11/883,670 US20090031104A1 (en) 2005-02-07 2006-02-06 Low Latency Massive Parallel Data Processing Device
JP2007553552A JP2008530642A (en) 2005-02-07 2006-02-06 Low latency mass parallel data processor
US13/026,475 US20130111188A9 (en) 2003-07-24 2011-02-14 Low latency massive parallel data processing device

Applications Claiming Priority (14)

Application Number Priority Date Filing Date Title
DE102005005766 2005-02-07
DE102005005766.7 2005-02-07
EP05003174.9 2005-02-15
EP05003174 2005-02-15
DE102005010846 2005-03-07
DE102005010846.6 2005-03-07
EP05005832 2005-03-17
EP05005832.0 2005-03-17
DE102005014860.3 2005-03-30
DE102005014860 2005-03-30
DE102005023785 2005-05-19
DE102005023785.1 2005-05-19
EP05019296.2 2005-09-06
EP05019296 2005-09-06

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
PCT/EP2003/008080 Continuation-In-Part WO2004015568A2 (en) 2002-03-21 2003-07-24 Data processing method and device
US52376405A Continuation-In-Part 2002-03-21 2005-08-02

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/026,475 Continuation US20130111188A9 (en) 2003-07-24 2011-02-14 Low latency massive parallel data processing device

Publications (3)

Publication Number Publication Date
WO2006082091A2 WO2006082091A2 (en) 2006-08-10
WO2006082091A3 true WO2006082091A3 (en) 2006-09-21
WO2006082091A8 WO2006082091A8 (en) 2006-12-07

Family

ID=36112636

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2006/001014 WO2006082091A2 (en) 2003-07-24 2006-02-06 Low latency massive parallel data processing device

Country Status (4)

Country Link
US (1) US20090031104A1 (en)
EP (1) EP1849095B1 (en)
JP (1) JP2008530642A (en)
WO (1) WO2006082091A2 (en)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8327115B2 (en) * 2006-04-12 2012-12-04 Soft Machines, Inc. Plural matrices of execution units for processing matrices of row dependent instructions in single clock cycle in super or separate mode
CN101627365B (en) 2006-11-14 2017-03-29 索夫特机械公司 Multi-threaded architecture
US8117137B2 (en) 2007-04-19 2012-02-14 Microsoft Corporation Field-programmable gate array based accelerator system
US8131659B2 (en) * 2008-09-25 2012-03-06 Microsoft Corporation Field-programmable gate array based accelerator system
US9152427B2 (en) 2008-10-15 2015-10-06 Hyperion Core, Inc. Instruction issue to array of arithmetic cells coupled to load/store cells with associated registers as extended register file
JP5231949B2 (en) * 2008-11-12 2013-07-10 株式会社東芝 Semiconductor device and data processing method using semiconductor device
WO2011151000A1 (en) 2010-04-30 2011-12-08 Pact Xpp Technologies Ag Method and device for data processing
US10228949B2 (en) 2010-09-17 2019-03-12 Intel Corporation Single cycle multi-branch prediction including shadow cache for early far branch prediction
WO2012135041A2 (en) 2011-03-25 2012-10-04 Soft Machines, Inc. Register file segments for supporting code block execution by using virtual cores instantiated by partitionable engines
EP2689326B1 (en) 2011-03-25 2022-11-16 Intel Corporation Memory fragments for supporting code block execution by using virtual cores instantiated by partitionable engines
TWI533129B (en) 2011-03-25 2016-05-11 軟體機器公司 Executing instruction sequence code blocks by using virtual cores instantiated by partitionable engines
CN103649931B (en) 2011-05-20 2016-10-12 索夫特机械公司 For supporting to be performed the interconnection structure of job sequence by multiple engines
CN103649932B (en) 2011-05-20 2017-09-26 英特尔公司 The scattered distribution of resource and for supporting by the interconnection structure of multiple engine execute instruction sequences
IN2014CN03678A (en) 2011-11-22 2015-09-25 Soft Machines Inc
EP2783281B1 (en) 2011-11-22 2020-05-13 Intel Corporation A microprocessor accelerated code optimizer
US9354880B2 (en) * 2012-04-27 2016-05-31 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Processing device for high-speed execution of an xRISC computer program
US9886279B2 (en) 2013-03-15 2018-02-06 Intel Corporation Method for populating and instruction view data structure by using register template snapshots
US10275255B2 (en) 2013-03-15 2019-04-30 Intel Corporation Method for dependency broadcasting through a source organized source view data structure
KR101708591B1 (en) 2013-03-15 2017-02-20 소프트 머신즈, 인크. A method for executing multithreaded instructions grouped onto blocks
KR20150130510A (en) 2013-03-15 2015-11-23 소프트 머신즈, 인크. A method for emulating a guest centralized flag architecture by using a native distributed flag architecture
US9569216B2 (en) 2013-03-15 2017-02-14 Soft Machines, Inc. Method for populating a source view data structure by using register template snapshots
US9811342B2 (en) 2013-03-15 2017-11-07 Intel Corporation Method for performing dual dispatch of blocks and half blocks
US9891924B2 (en) 2013-03-15 2018-02-13 Intel Corporation Method for implementing a reduced size register view data structure in a microprocessor
US9904625B2 (en) 2013-03-15 2018-02-27 Intel Corporation Methods, systems and apparatus for predicting the way of a set associative cache
WO2014150991A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for implementing a reduced size register view data structure in a microprocessor
WO2014150971A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for dependency broadcasting through a block organized source view data structure
WO2014150806A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for populating register view data structure by using register template snapshots
US10140138B2 (en) 2013-03-15 2018-11-27 Intel Corporation Methods, systems and apparatus for supporting wide and efficient front-end operation with guest-architecture emulation
US9183174B2 (en) * 2013-03-15 2015-11-10 Qualcomm Incorporated Use case based reconfiguration of co-processor cores for general purpose processors
JP2016178229A (en) 2015-03-20 2016-10-06 株式会社東芝 Reconfigurable circuit
US10372358B2 (en) 2015-11-16 2019-08-06 International Business Machines Corporation Access processor
US11803507B2 (en) 2018-10-29 2023-10-31 Secturion Systems, Inc. Data stream protocol field decoding by a systolic array
RU199929U1 (en) * 2019-12-31 2020-09-29 Федеральное государственное бюджетное образовательное учреждение высшего образования «Московский государственный университет геодезии и картографии» DEVICE FOR PROCESSING STREAMS OF SPACE-TIME DATA IN REAL TIME MODE
CN113760394B (en) * 2020-06-03 2022-05-13 阿里巴巴集团控股有限公司 Data processing method and device, electronic equipment and storage medium
US11848980B2 (en) * 2020-07-09 2023-12-19 Boray Data Technology Co. Ltd. Distributed pipeline configuration in a distributed computing system
CN117667220A (en) * 2024-01-30 2024-03-08 芯来智融半导体科技(上海)有限公司 Instruction processing method, apparatus, computer device and storage medium

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004114128A2 (en) * 2003-06-25 2004-12-29 Koninklijke Philips Electronics N.V. Instruction controlled data processing device

Family Cites Families (115)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2067477A (en) * 1931-03-20 1937-01-12 Allis Chalmers Mfg Co Gearing
GB971191A (en) * 1962-05-28 1964-09-30 Wolf Electric Tools Ltd Improvements relating to electrically driven equipment
US4498172A (en) * 1982-07-26 1985-02-05 General Electric Company System for polynomial division self-testing of digital networks
US4566102A (en) * 1983-04-18 1986-01-21 International Business Machines Corporation Parallel-shift error reconfiguration
US4571736A (en) * 1983-10-31 1986-02-18 University Of Southwestern Louisiana Digital communication system employing differential coding and sample robbing
US4646300A (en) * 1983-11-14 1987-02-24 Tandem Computers Incorporated Communications method
US4720778A (en) * 1985-01-31 1988-01-19 Hewlett Packard Company Software debugging analyzer
US5225719A (en) * 1985-03-29 1993-07-06 Advanced Micro Devices, Inc. Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix
US4720780A (en) * 1985-09-17 1988-01-19 The Johns Hopkins University Memory-linked wavefront array processor
JPS6364178A (en) * 1986-08-29 1988-03-22 インタ−ナショナル・ビジネス・マシ−ンズ・コ−ポレ−ション Image processing system
US4910665A (en) * 1986-09-02 1990-03-20 General Electric Company Distributed processing system including reconfigurable elements
US5367208A (en) * 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
GB2211638A (en) * 1987-10-27 1989-07-05 Ibm Simd array processor
FR2606184B1 (en) * 1986-10-31 1991-11-29 Thomson Csf RECONFIGURABLE CALCULATION DEVICE
US4811214A (en) * 1986-11-14 1989-03-07 Princeton University Multinode reconfigurable pipeline computer
US5287511A (en) * 1988-07-11 1994-02-15 Star Semiconductor Corporation Architectures and methods for dividing processing tasks into tasks for a programmable real time signal processor and tasks for a decision making microprocessor interfacing therewith
US4901268A (en) * 1988-08-19 1990-02-13 General Electric Company Multiple function data processor
US5081375A (en) * 1989-01-19 1992-01-14 National Semiconductor Corp. Method for operating a multiple page programmable logic device
GB8906145D0 (en) * 1989-03-17 1989-05-04 Algotronix Ltd Configurable cellular array
US5203005A (en) * 1989-05-02 1993-04-13 Horst Robert W Cell structure for linear array wafer scale integration architecture with capability to open boundary i/o bus without neighbor acknowledgement
CA2021192A1 (en) * 1989-07-28 1991-01-29 Malcolm A. Mumme Simplified synchronous mesh processor
US5489857A (en) * 1992-08-03 1996-02-06 Advanced Micro Devices, Inc. Flexible synchronous/asynchronous cell structure for a high density programmable logic device
GB8925723D0 (en) * 1989-11-14 1990-01-04 Amt Holdings Processor array system
US5099447A (en) * 1990-01-22 1992-03-24 Alliant Computer Systems Corporation Blocked matrix multiplication for computers with hierarchical memory
US5483620A (en) * 1990-05-22 1996-01-09 International Business Machines Corp. Learning machine synapse processor system apparatus
US5752067A (en) * 1990-11-13 1998-05-12 International Business Machines Corporation Fully scalable parallel processing system having asynchronous SIMD processing
US5590345A (en) * 1990-11-13 1996-12-31 International Business Machines Corporation Advanced parallel array processor(APAP)
US5276836A (en) * 1991-01-10 1994-01-04 Hitachi, Ltd. Data processing device with common memory connecting mechanism
US5260610A (en) * 1991-09-03 1993-11-09 Altera Corporation Programmable logic element interconnections for programmable logic array integrated circuits
JP2791243B2 (en) * 1992-03-13 1998-08-27 株式会社東芝 Hierarchical synchronization system and large scale integrated circuit using the same
US5386154A (en) * 1992-07-23 1995-01-31 Xilinx, Inc. Compact logic cell for field programmable gate array chip
US5581778A (en) * 1992-08-05 1996-12-03 David Sarnoff Researach Center Advanced massively parallel computer using a field of the instruction to selectively enable the profiling counter to increase its value in response to the system clock
US5857109A (en) * 1992-11-05 1999-01-05 Giga Operations Corporation Programmable logic device for real time video processing
US5392437A (en) * 1992-11-06 1995-02-21 Intel Corporation Method and apparatus for independently stopping and restarting functional units
US5386518A (en) * 1993-02-12 1995-01-31 Hughes Aircraft Company Reconfigurable computer interface and method
US5596742A (en) * 1993-04-02 1997-01-21 Massachusetts Institute Of Technology Virtual interconnections for reconfigurable logic systems
WO1994025917A1 (en) * 1993-04-26 1994-11-10 Comdisco Systems, Inc. Method for scheduling synchronous data flow graphs
DE4416881C2 (en) 1993-05-13 1998-03-19 Pact Inf Tech Gmbh Method for operating a data processing device
DE69429061T2 (en) * 1993-10-29 2002-07-18 Advanced Micro Devices Inc Superskalarmikroprozessoren
US5600845A (en) * 1994-07-27 1997-02-04 Metalithic Systems Incorporated Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor
US5625789A (en) * 1994-10-24 1997-04-29 International Business Machines Corporation Apparatus for source operand dependendency analyses register renaming and rapid pipeline recovery in a microprocessor that issues and executes multiple instructions out-of-order in a single cycle
US5493239A (en) * 1995-01-31 1996-02-20 Motorola, Inc. Circuit and method of configuring a field programmable gate array
JPH08212168A (en) * 1995-02-03 1996-08-20 Nippon Steel Corp Array processor
DE69632424T2 (en) * 1995-02-17 2005-05-12 Kabushiki Kaisha Toshiba, Kawasaki Continuous data server and data transfer scheme for multiple concurrent data access
JP3313007B2 (en) * 1995-04-14 2002-08-12 三菱電機株式会社 Microcomputer
WO1996034346A1 (en) * 1995-04-28 1996-10-31 Xilinx, Inc. Microprocessor with distributed registers accessible by programmable logic device
GB9508931D0 (en) * 1995-05-02 1995-06-21 Xilinx Inc Programmable switch for FPGA input/output signals
US5600597A (en) * 1995-05-02 1997-02-04 Xilinx, Inc. Register protection structure for FPGA
JPH08328941A (en) * 1995-05-31 1996-12-13 Nec Corp Memory access control circuit
JP3677315B2 (en) * 1995-06-01 2005-07-27 シャープ株式会社 Data-driven information processing device
US5784313A (en) * 1995-08-18 1998-07-21 Xilinx, Inc. Programmable logic device including configuration data or user data memory slices
US5884059A (en) * 1996-01-26 1999-03-16 Advanced Micro Devices, Inc. Unified multi-function operation scheduler for out-of-order execution in a superscalar processor
US6020758A (en) * 1996-03-11 2000-02-01 Altera Corporation Partially reconfigurable programmable logic device
US6173434B1 (en) * 1996-04-22 2001-01-09 Brigham Young University Dynamically-configurable digital processor using method for relocating logic array modules
US5894565A (en) * 1996-05-20 1999-04-13 Atmel Corporation Field programmable gate array with distributed RAM and increased cell utilization
US6023742A (en) * 1996-07-18 2000-02-08 University Of Washington Reconfigurable computing architecture for providing pipelined data paths
US6023564A (en) * 1996-07-19 2000-02-08 Xilinx, Inc. Data processing system using a flash reconfigurable logic device as a dynamic execution unit for a sequence of instructions
US5859544A (en) * 1996-09-05 1999-01-12 Altera Corporation Dynamic configurable elements for programmable logic devices
US6178494B1 (en) * 1996-09-23 2001-01-23 Virtual Computer Corporation Modular, hybrid processor and method for producing a modular, hybrid processor
US5860119A (en) * 1996-11-25 1999-01-12 Vlsi Technology, Inc. Data-packet fifo buffer system with end-of-packet flags
US6338106B1 (en) * 1996-12-20 2002-01-08 Pact Gmbh I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures
DE19654593A1 (en) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh Reconfiguration procedure for programmable blocks at runtime
DE19654595A1 (en) * 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0 and memory bus system for DFPs as well as building blocks with two- or multi-dimensional programmable cell structures
DE19654846A1 (en) 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Process for the independent dynamic reloading of data flow processors (DFPs) as well as modules with two- or multi-dimensional programmable cell structures (FPGAs, DPGAs, etc.)
DE19704044A1 (en) 1997-02-04 1998-08-13 Pact Inf Tech Gmbh Address generation with systems having programmable modules
US5865239A (en) * 1997-02-05 1999-02-02 Micropump, Inc. Method for making herringbone gears
DE19704728A1 (en) * 1997-02-08 1998-08-13 Pact Inf Tech Gmbh Method for self-synchronization of configurable elements of a programmable module
US5857097A (en) * 1997-03-10 1999-01-05 Digital Equipment Corporation Method for identifying reasons for dynamic stall cycles during the execution of a program
US6507898B1 (en) * 1997-04-30 2003-01-14 Canon Kabushiki Kaisha Reconfigurable data cache controller
US6011407A (en) * 1997-06-13 2000-01-04 Xilinx, Inc. Field programmable gate array with dedicated computer bus interface and method for configuring both
US5966534A (en) * 1997-06-27 1999-10-12 Cooke; Laurence H. Method for compiling high level programming languages into an integrated processor with reconfigurable logic
US6020760A (en) * 1997-07-16 2000-02-01 Altera Corporation I/O buffer circuit with pin multiplexing
US6170051B1 (en) * 1997-08-01 2001-01-02 Micron Technology, Inc. Apparatus and method for program level parallelism in a VLIW processor
SG82587A1 (en) * 1997-10-21 2001-08-21 Sony Corp Recording apparatus, recording method, playback apparatus, playback method, recording/playback apparatus, recording/playback method, presentation medium and recording medium
JPH11147335A (en) * 1997-11-18 1999-06-02 Fuji Xerox Co Ltd Plot process apparatus
JP4197755B2 (en) * 1997-11-19 2008-12-17 富士通株式会社 Signal transmission system, receiver circuit of the signal transmission system, and semiconductor memory device to which the signal transmission system is applied
DE69841256D1 (en) * 1997-12-17 2009-12-10 Panasonic Corp Command masking for routing command streams to a processor
DE19861088A1 (en) * 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Repairing integrated circuits by replacing subassemblies with substitutes
US6172520B1 (en) * 1997-12-30 2001-01-09 Xilinx, Inc. FPGA system with user-programmable configuration ports and method for reconfiguring the FPGA
US6105106A (en) * 1997-12-31 2000-08-15 Micron Technology, Inc. Computer system, memory device and shift register including a balanced switching circuit with series connected transfer gates which are selectively clocked for fast switching times
DE19807872A1 (en) * 1998-02-25 1999-08-26 Pact Inf Tech Gmbh Method of managing configuration data in data flow processors
JP3611714B2 (en) * 1998-04-08 2005-01-19 株式会社ルネサステクノロジ Processor
US6173419B1 (en) * 1998-05-14 2001-01-09 Advanced Technology Materials, Inc. Field programmable gate array (FPGA) emulator for debugging software
JP3123977B2 (en) * 1998-06-04 2001-01-15 日本電気株式会社 Programmable function block
DE19835189C2 (en) 1998-08-04 2001-02-08 Unicor Rohrsysteme Gmbh Device for the continuous production of seamless plastic pipes
JP3551353B2 (en) * 1998-10-02 2004-08-04 株式会社日立製作所 Data relocation method
US6694434B1 (en) * 1998-12-23 2004-02-17 Entrust Technologies Limited Method and apparatus for controlling program execution and program distribution
DE10028397A1 (en) 2000-06-13 2001-12-20 Pact Inf Tech Gmbh Registration method in operating a reconfigurable unit, involves evaluating acknowledgement signals of configurable cells with time offset to configuration
US6191614B1 (en) * 1999-04-05 2001-02-20 Xilinx, Inc. FPGA configuration circuit including bus-based CRC register
US6512804B1 (en) * 1999-04-07 2003-01-28 Applied Micro Circuits Corporation Apparatus and method for multiple serial data synchronization using channel-lock FIFO buffers optimized for jitter
EP2267597A3 (en) * 1999-05-12 2012-01-04 Analog Devices, Inc. Digital signal processor having a pipeline structure
US7007096B1 (en) * 1999-05-12 2006-02-28 Microsoft Corporation Efficient splitting and mixing of streaming-data frames for processing through multiple processing modules
US6211697B1 (en) * 1999-05-25 2001-04-03 Actel Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure
US6347346B1 (en) * 1999-06-30 2002-02-12 Chameleon Systems, Inc. Local memory unit system with global access for use on reconfigurable chips
US6341318B1 (en) * 1999-08-10 2002-01-22 Chameleon Systems, Inc. DMA data streaming
US6507947B1 (en) * 1999-08-20 2003-01-14 Hewlett-Packard Company Programmatic synthesis of processor element arrays
US6349346B1 (en) * 1999-09-23 2002-02-19 Chameleon Systems, Inc. Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit
US6625654B1 (en) * 1999-12-28 2003-09-23 Intel Corporation Thread signaling in multi-threaded network processor
US6519674B1 (en) * 2000-02-18 2003-02-11 Chameleon Systems, Inc. Configuration bits layout
US6845445B2 (en) * 2000-05-12 2005-01-18 Pts Corporation Methods and apparatus for power control in a scalable array of processor elements
EP2226732A3 (en) * 2000-06-13 2016-04-06 PACT XPP Technologies AG Cache hierarchy for a multicore processor
DE10129237A1 (en) 2000-10-09 2002-04-18 Pact Inf Tech Gmbh Integrated cell matrix circuit has at least 2 different types of cells with interconnection terminals positioned to allow mixing of different cell types within matrix circuit
DE10036627A1 (en) 2000-07-24 2002-02-14 Pact Inf Tech Gmbh Integrated cell matrix circuit has at least 2 different types of cells with interconnection terminals positioned to allow mixing of different cell types within matrix circuit
US7164422B1 (en) * 2000-07-28 2007-01-16 Ab Initio Software Corporation Parameterized graphs with conditional components
US6518787B1 (en) * 2000-09-21 2003-02-11 Triscend Corporation Input/output architecture for efficient configuration of programmable input/output cells
US20040015899A1 (en) * 2000-10-06 2004-01-22 Frank May Method for processing data
US6525678B1 (en) * 2000-10-06 2003-02-25 Altera Corporation Configuring a programmable logic device
US6847370B2 (en) * 2001-02-20 2005-01-25 3D Labs, Inc., Ltd. Planar byte memory organization with linear access
US7657877B2 (en) * 2001-06-20 2010-02-02 Pact Xpp Technologies Ag Method for processing data
US20030105646A1 (en) 2001-09-20 2003-06-05 Siepser Steven B. Warranty method and system
US7000161B1 (en) * 2001-10-15 2006-02-14 Altera Corporation Reconfigurable programmable logic system with configuration recovery mode
US6976131B2 (en) * 2002-08-23 2005-12-13 Intel Corporation Method and apparatus for shared cache coherency for a chip multiprocessor or multiprocessor system
US20060179436A1 (en) * 2005-02-07 2006-08-10 Sony Computer Entertainment Inc. Methods and apparatus for providing a task change application programming interface
US7526633B2 (en) * 2005-03-23 2009-04-28 Qualcomm Incorporated Method and system for encoding variable length packets with variable instruction sizes
US7750915B1 (en) * 2005-12-19 2010-07-06 Nvidia Corporation Concurrent access of data elements stored across multiple banks in a shared memory resource

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004114128A2 (en) * 2003-06-25 2004-12-29 Koninklijke Philips Electronics N.V. Instruction controlled data processing device

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
CARDOSO J M P ET AL: "XPP-VC: a C compiler with temporal partitioning for the PACT-XPP architecture", FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS. RECONFIGURABLE COMPUTING IS GOING MAINSTREAM. 12TH INTERNATIONAL CONFERENCE, FPL 2002. PROCEEDINGS (LECTURE NOTES IN COMPUTER SCIENCE VOL.2438) SPRINGER-VERLAG BERLIN, GERMANY, 2002, pages 864 - 874, XP002376740, ISBN: 3-540-44108-5 *
FRANKLIN M ET AL: "A FILL-UNIT APPROACH TO MULTIPLE INSTRUCTION ISSUE", PROCEEDINGS OF THE ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, November 1994 (1994-11-01), pages 162 - 171, XP000874608 *
JONG-EUN LEE, YUNJIN KIM, JINYONG JUNG, SHINWON KANG, KIYOUNG CHOI: "Reconfigurable ALU Array Architecture with Conditional Execution", INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 25 October 2004 (2004-10-25), Seoul, Korea, XP002376739, Retrieved from the Internet <URL:poppy.snu.ac.kr/~jyjung/publications/isocc2004_jlee.pdf> [retrieved on 20060412] *
OZAWA M ET AL: "A CASCADE ALU ARCHITECTURE FOR ASYNCHRONOUS SUPER-SCALAR PROCESSORS", IEICE TRANSACTIONS ON ELECTRONICS, ELECTRONICS SOCIETY, TOKYO, JP, vol. E84-C, no. 2, February 2001 (2001-02-01), pages 229 - 237, XP001044150, ISSN: 0916-8524 *

Also Published As

Publication number Publication date
US20090031104A1 (en) 2009-01-29
EP1849095B1 (en) 2013-01-02
JP2008530642A (en) 2008-08-07
WO2006082091A8 (en) 2006-12-07
WO2006082091A2 (en) 2006-08-10
EP1849095A2 (en) 2007-10-31

Similar Documents

Publication Publication Date Title
WO2006082091A8 (en) Low latency massive parallel data processing device
WO2005010632A3 (en) Data processing device and method
AU2001247324A1 (en) Vliw computer processing architecture with on-chip dynamic ram
WO2006132720A3 (en) Method and system for parallel processing of hough transform computations
WO2004015568A3 (en) Data processing method and device
WO2011002773A3 (en) Unpacking packed data in multiple lanes
WO2007082042A3 (en) Method and apparatus for processing sub-blocks of multimedia data in parallel processing systems
WO2005008410A3 (en) Programmable processor and method with wide operations
WO2006130292A3 (en) Image comparison by metric embeddings
WO2006076004A3 (en) Decoupling high temperature superconductor sensor arrays in nuclear quadrupole resonance detection systems
WO2007059475A3 (en) Expansion of a stacked register file using shadow registers
EP1821201A3 (en) Graphics processing unit used for cryptographic processing
TW200634626A (en) Input to interface element
WO2004075010A3 (en) Statistically identifying an increased risk for disease
TW200729039A (en) Multi-threaded polling in a processing environment
WO2008152967A1 (en) Information processing apparatus, execution environment transferring method and program thereof
GB0607149D0 (en) External state cache for computer processor
EP1873676A4 (en) Program converting device, secure processing device, computer program, and recording medium
ATE468564T1 (en) CONNECTIONS IN SIMD PROCESSOR ARCHITECTURES
WO2008051385A3 (en) Data allocation in memory chips
WO2008057833A3 (en) System and method for remote direct memory access without page locking by the operating system
WO2007029169A3 (en) Processor array with separate serial module
WO2006110905A3 (en) System and method of using a predicate value to access a register file
WO2008115717A3 (en) Production rule system and method
WO2008025036A3 (en) Data processing systems utilizing secure memory

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2006706669

Country of ref document: EP

Ref document number: 1120060002244

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 2007553552

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2006706669

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWE Wipo information: entry into national phase

Ref document number: 11883670

Country of ref document: US