WO2006084857A1 - Phase change memory cell with high read margin at low power operation - Google Patents
Phase change memory cell with high read margin at low power operation Download PDFInfo
- Publication number
- WO2006084857A1 WO2006084857A1 PCT/EP2006/050751 EP2006050751W WO2006084857A1 WO 2006084857 A1 WO2006084857 A1 WO 2006084857A1 EP 2006050751 W EP2006050751 W EP 2006050751W WO 2006084857 A1 WO2006084857 A1 WO 2006084857A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- phase
- depositing
- layer
- electrode
- change material
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Patterning of the switching material
- H10N70/063—Patterning of the switching material by etching of pre-deposited switching material layers, e.g. lithography
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Patterning of the switching material
- H10N70/066—Patterning of the switching material by filling of openings, e.g. damascene method
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
- H10N70/8413—Electrodes adapted for resistive heating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/861—Thermal details
- H10N70/8616—Thermal insulation means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8828—Tellurides, e.g. GeSbTe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/884—Other compounds of groups 13-15, e.g. elemental or compound semiconductors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/008—Write by generating heat in the surroundings of the memory material, e.g. thermowrite
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/50—Resistive cell structure aspects
- G11C2213/52—Structure characterized by the electrode material, shape, etc.
Definitions
- phase-change memories relate to phase-change memories.
- a system and method are provided for a phase-change memory cell having a host material adjacent phase-change material such that heat leakage in the phase- change material is reduced.
- Phase-change materials may exhibit at least two different states. Consequently, phase-change material may be used in a memory cell to store a bit of data.
- the states of phase-change material may be referenced to as amorphous and crystalline states. The states may be distinguished because the amorphous state generally exhibits higher resistivity than does the crystalline state. Generally, the amorphous state involves a more disordered atomic structure, while the crystalline state is an ordered lattice.
- Phase change in the phase-change materials may be induced reversibly.
- the memory may change from the amorphous to the crystalline state, and visa versa, in response to temperature changes.
- the temperature changes to the phase-change material may be achieved in a variety of ways.
- a laser can be directed to the phase-change material, current may be driven through the phase-change material, or current or voltage can be fed through a resistive heater adjacent the phase-change material.
- controllable heating of the phase-change material causes controllable phase change within the phase-change material.
- phase-change memory comprises a memory array having a plurality of memory cells that are made of phase-change material
- the memory may be programmed to store data utilizing the memory states of the phase- change material.
- One way to read and write data in such a phase-change memory device is to control a current and/or a voltage pulse that is applied to the phase-change material.
- the level of current and voltage generally corresponds to the temperature induced within the phase-change material in each memory cell. In order to minimize the amount of power that is required in each memory cell, the amount of heat that leaks from the phase-change material should be minimized.
- the memory cell device includes a first electrode, phase-change material adjacent the first electrode, a second electrode adjacent the phase-change material, a diffusion barrier adjacent the phase-change material, and isolation material adjacent the diffusion barrier for thermally isolating the phase-change material.
- the diffusion barrier prevents diffusion of the phase-change material into the isolation material.
- Figure 1 illustrates a block diagram of a memory cell device.
- Figure 2 illustrates a cross-sectional view through a phase-change memory cell.
- Figure 3 illustrates a cross-sectional view through a phase-change memory cell with an illustrated temperature contour plot during a reset operation.
- Figure 4 illustrates a cross-sectional view through a phase-change memory cell with a laterally surrounding isolation material in accordance with one embodiment of the present invention.
- Figure 5 illustrates a cross-sectional view through a phase-change memory cell with a laterally surrounding isolation material in accordance with another embodiment of the present invention.
- Figure 6 illustrates a graph plotting the cell resistance as obtained during a read operation as a function of the reset pulse voltage and current.
- Figure 7 illustrates a cross-sectional view through a phase-change memory cell with a laterally surrounding diffusion barrier and isolation material in accordance with another embodiment of the present invention.
- Figure 8 illustrates a cross-sectional view of one embodiment of a preprocessed wafer.
- Figure 9 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, a phase-change material layer, and an electrode material layer.
- Figure 10 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, electrode material layer, and a sublithographic mask layer.
- Figure 11 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, and electrode material layer after etching the electrode material layer and the phase-change material layer.
- Figure 12 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, electrode material layer, a diffusion barrier layer, and an isolation material layer.
- Figure 13 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, electrode material layer, diffusion barrier layer, and isolation material layer after planarization.
- Figure 14 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, electrode material layer, diffusion barrier layer, isolation material layer, and an additional electrode material layer after etching the additional electrode material layer.
- Figure 15 illustrates a cross-sectional view through a phase-change memory cell with a laterally surrounding diffusion barrier and isolation material in accordance with another embodiment of the present invention.
- Figure 16 illustrates a cross-sectional view of one embodiment of a preprocessed wafer.
- Figure 17 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, an isolation material layer, a stop layer, and a sacrificial layer.
- Figure 18 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, stop layer, sacrificial layer, and a mask layer after etching the sacrificial layer.
- Figure 19 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, stop layer, sacrificial layer, and mask layer after etching the stop layer and the isolation material layer.
- Figure 20 illustrates a cross-sectional view one embodiment of the preprocessed wafer, isolation material layer, and stop layer after removing the mask layer and the sacrificial layer.
- Figure 21 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a diffusion barrier layer after etching the diffusion barrier layer.
- Figure 22 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, diffusion barrier layer, and a phase- change material layer.
- Figure 23 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, diffusion barrier layer, and phase- change material layer after planarization.
- Figure 24 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, diffusion barrier layer, phase- change material layer, and second electrode after etching the electrode material layer.
- FIG. 1 illustrates a block diagram of a memory cell device 5.
- Memory cell device 5 includes write pulse generator 6, distribution circuit 7, and memory cells 8a, 8b, 8c, and 8d and a sense amplifier 9.
- memory cells 8a- 8d are phase-change memory cells that are based on the amorphous to crystalline phase transition of the memory material.
- write pulse generator 6 generates current or voltage pulses that are controllable PATENT
- distribution circuit 7 is a plurality of transistors that controllable direct current or voltage pulses to the memory, and in another embodiment, is a plurality of transistors that controllable direct current or voltage pulses to heaters adjacent to the phase-change memory cells.
- memory cells 8a- 8d are made of a phase-change material that may be changed from an amorphous state to a crystalline state or crystalline state to amorphous under influence of temperature change.
- the degree of crystallinity thereby defines at least two memory states for storing data within memory cell device 5, which can be assigned to the bit values "0" and "1".
- the bit states of memory cells 8a-8d differ significantly in their electrical resistivity. In the amorphous state, a phase-change material will exhibit significantly higher resistivity than it will in the crystalline state. In this way, sense amplifier 9 may read the cell resistance such that the bit value assigned to a particular memory cell 8a- 8d can be determined.
- write pulse generator 6 In order to program a memory cell 8a- 8d within memory cell device 5, write pulse generator 6 generates a current or voltage pulse for heating the phase-change material in the target memory cell. In one embodiment, write pulse generator 6 generates an appropriate current or voltage pulse, which is fed into distribution circuit 7 and distributed to the appropriate target memory cell 8a- 8d. The current or voltage pulse amplitude and duration is controlled depending on whether the memory cell is being set or reset. Generally, a "set” operation of a memory cell is heating the phase-change material of the target memory cell above its crystallization temperature (but below its melting temperature) long enough to achieve the crystalline state. Generally, a "reset” operation of a memory cell is quickly heating the phase-change material of the target memory cell above its melting temperature, and then quickly quench cooling the material, thereby achieving the amorphous state.
- Phase-change memory cell 10 includes first electrode 12, phase-change material 14, second electrode 16, and PATENT
- phase change material 14 is laterally completely enclosed by insulation material 18, which defines the current path and hence the location of the phase change region in phase change material 14.
- a selection device such as an active device like a transistor or diode, may be coupled to first electrode 12 to control the application of current or voltage to first electrode 12, and thus to phase-change material 14, in order to set and reset phase-change material 14.
- phase-change material 14 a set current or voltage pulse is selectively enabled to phase-change material 14 thereby heating it above its crystallization temperature (but below its melting temperature). In this way, phase-change material 14 reaches its crystalline state during this set operation.
- a reset current and/or voltage pulse is selectively enabled by the selection device and sent through first electrode 12 to phase-change material 14. The reset current or voltage quickly heats phase-change material 14 above its melting temperature, and then phase-change material 14 is quickly quench cooled to achieve its amorphous state.
- phase-change material 14 typically begins heating and changing phases (melting) from the center of the cell due to thermal self- isolation of the phase-change material 14. Generated heat, however, may also diffuse into insulator material 18, which is typically an insulator material like silicon dioxide. Thus, in a low power reset operation, which avoids excessive overheating of the center, there is a crystalline, ring-shaped volume at the edge of phase-change material 14 remaining in the crystalline state due to incomplete melting. Such an incomplete melted area 22 is illustrated in Figure 3, surrounding a sufficiently melted area 20 in phase-change material 14. A read operation undertaken subsequent to a reset in such a configuration provides low resistance shunt current paths in the area 22. This will mask the readout signal detected by sense amplifier 9 in the high resistance state.
- Figure 4 illustrates a cross-section view through an exemplary phase- change memory cell 30 in accordance with one embodiment of the present PATENT
- Phase-change memory cell 30 includes first electrode 32, phase- change material 34, second electrode 36, and insulator material 38.
- phase-change memory cell 30 includes isolation material 40 adjacent phase- change material 34.
- isolation material 40 is selected to have low thermal conductivity/diffusivity, thereby reducing the heat leakage from the edges of phase-change material 34.
- phase-change memory cell 30 is an active-in-via (AIV) cell such that a reset pulse typically melts phase-change material 34 starting at its center, and then the melting front moves outward.
- AIV active-in-via
- isolation material 40 surrounds phase-change material 34 at its outer edges. This reduces heat leakage from the edge of phase-change material 34 by the improved thermal insulation provided by the surrounding isolation material 40. In this way, unlike with phase-change memory device 10, melting of phase-change material 34 during a low power reset operation tends to go all the way out to its edge, thereby avoiding the crystalline, ring-shaped volume found in the prior embodiment.
- phase-change material 34 Since even the outermost portions phase-change material 34 are melted (and subsequently amorphized during quench cooling), the total cell resistance will be much higher and read operation undertaken subsequent to a reset provides large read signals detected by sense amplifier 9. In this way, less input power is needed to achieve adequate read margins during reset operations. This allows lowering the reset pulse signal compared to a cell without isolation material 40, while still maintaining a switching of the full cell cross-section resulting in large read signals. Since the footprint of a scaled phase change memory cell is predominately determined by the width (and hence, area) of the select device required to drive the current during reset operation, this power reduction immediately translates into a more compact cell size.
- Phase-change memory cell 30 may be fabricated in several ways in accordance with the present invention. For example, phase-change material 34 may be deposited and then etched, and then isolation material 40 formed adjacent to the edges of phase-change material 34. In addition, a layer of PATENT
- isolation material 40 may first be deposited, and then a via etched within the layer of isolation material 40. Phase-change material 34 may then be deposited in the via within the layer of isolation material 40.
- Phase-change memory cell 30 includes first electrode 32, phase- change material 34, second electrode 36, and insulator material 38.
- phase-change memory cell 30 includes isolation material 40 adjacent phase- change material 34.
- isolation material 40 is only placed immediately adjacent phase-change material 34, and is also selected to have low thermal conductivity.
- less isolation material 40 is used, but heat leakage from the edges of phase-change material 34 is nonetheless effectively reduced. In this way, less additional input power is needed to achieve the increase in temperature that is needed for sufficient reset operations.
- the mechanical stability for chemical mechanical polishing during the fabrication process is improved.
- Figure 6 displays a graph plotting the cell resistance as obtained during a read operation as a function of the reset pulse voltage and current for three exemplary phase-change memory cells.
- the onset of melting at the center of the phase change cell is illustrated by a dotted vertical line.
- Line 70 in Figure 6 illustrates the characteristics of a phase-change memory cell where the phase- change material is surrounded by silicon dioxide as insulating material.
- the cell does not display a sharp switching characteristic, but instead displays a long lag phase having relatively low read resistance. This is due to the partial melting of the phase change material in the cell discussed earlier, which results in the highly conductive connection at the outer edge of the phase change material.
- Line 60 in Figure 6 illustrates the characteristics of a phase-change memory cell where the phase-change material is surrounded by a thermal insulating material having a relatively low dielectric constant ("low-k"), such as a porous oxide.
- low-k dielectric constant
- Line 50 in Figure 6 illustrates the characteristics of a phase-change memory cell where the phase-change material is surrounded by a thermal insulating material having a relatively low-k, such as Aerogel.
- the read resistance displays an improved and sharp switching characteristic over line 60, and the lag phase of line 70 virtually vanishes.
- the read resistance illustrates a sharp transition over several orders of magnitude.
- isolation material 40 is a good thermal insulator dielectric material such as a porous oxide film having a thermal conductivity between 0.1 and 0.8 W/(mK).
- isolation material 40 may be a dielectric material such as Aerogel material with a thermal conductivity of about 0.12 - 0.18 W/mK, and in another it may be a templated porous oxide dielectric such as Philk with a thermal conductivity of about 0.13-0.17 W/mK.
- Phase-change material 34 may be made up of a variety of materials in accordance with the present invention. Generally, chalcogenide alloys that contain one or more elements from Column IV of the periodic table are useful as such materials.
- phase-change material 34 of memory cell 30 is made up of a chalcogenide compound material, such as GeSbTe or AgInSbTe.
- the phase change material can be chalcogen-free such as GeSb, GaSb or GeGaSb.
- low-k dielectric materials function as isolation material 40 for these types of phase-change materials 34
- other low-k dielectrics may also be usable for different types of phase-change materials that may be operated at relatively higher temperatures.
- Such low-k dielectric materials include SiLK, Coral, LDK-5109, Orion® 2.2, CF-Polymer, and others.
- phase-change memory cell size allows for reduced phase-change memory cell size and thus chip size as well, allowing for increased chip density.
- Figures 7-24 illustrate two embodiments for fabricating a phase-change memory cell.
- Figures 7-14 and Figures 15-24 illustrate embodiments for fabricating a phase-change memory cell, such as phase-change memory cell 30 illustrated in Figure 4.
- Phase-change memory cell 30 includes first electrode 32, phase- change material 34, second electrode 36, and insulator material 38.
- phase-change memory cell 30 includes optional diffusion barrier 42 adjacent phase-change material 34, and isolation material 40 adjacent optional diffusion barrier 42. In other embodiments, diffusion barrier 42 is excluded.
- Phase- change material 34 provides a storage location for storing a bit of data.
- Diffusion barrier 42 prevents the diffusion of phase-change material 34 into isolation material 40.
- diffusion barrier 42 includes SiN or another suitable barrier material.
- isolation material 40 is selected to have low thermal conductivity/diffusivity, thereby reducing the heat leakage from the edges of phase-change material 34.
- phase- change memory cell 30 is a pillar AIV phase-change memory cell. The process for fabricating this embodiment of memory cell 30 is illustrated in the following Figures 8-14.
- Figure 8 illustrates a cross-sectional view of one embodiment of a preprocessed wafer 39.
- Preprocessed wafer 39 includes insulation material 38, first electrode 32, optional contact material 44, and lower wafer layers (not shown). In other embodiments, contact material 44 is excluded.
- First electrode 32 is a tungsten plug, copper plug, or another suitable electrode.
- Contact material 44 comprises Ta, TaN, TiN, or another suitable contact material.
- Optional contact material 44 is provided in one embodiment by etching first electrode 32 to form a recess, filling the recess with contact material 44, and PATENT
- contact material 44 is provided using another suitable process.
- Figure 9 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, a phase-change material layer 34a, and an electrode material layer 36a.
- a planar deposition of phase-change material such as a chalcogenide compound material or another suitable phase-change material, over preprocessed wafer 39 provides phase-change material layer 34a.
- a planar deposition of electrode material, such as TiN, TaN, or another suitable electrode material, over phase-change material layer 34a provides electrode material layer 36a.
- Phase-change material layer 34a and electrode material layer 36a are deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), metal organic chemical vapor deposition (MOCVD), plasma vapor deposition (PVD), jet vapor deposition (JVP), or other suitable deposition technique.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- MOCVD metal organic chemical vapor deposition
- PVD plasma vapor deposition
- JVP jet vapor deposition
- Figure 10 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34a, electrode material layer 36a, and a sublithographic mask layer 46.
- sublithographic mask layer 46 is provided by spin-coating photoresist onto electrode material layer 36a and performing optical lithography to define an initial mask layer. The initial mask layer is then reduced to provide sublithographic mask layer 46 through a photoresist trimming process. Alternatively, an additional hard mask layer can be used and trimmed using a wet chemical pullback etch.
- sublithographic mask layer 46 is positioned approximately above the center of first electrode 32.
- Figure 11 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34, and electrode material layer 36b after etching electrode material layer 36a and phase-change material layer 34a.
- the portions of electrode material layer 36a and phase-change material layer 34a not masked by sublithographic mask layer 46 are etched with a dry etch or another suitable etch to provide electrode material layer 36b and PATENT
- phase-change material layer 34 After etching, sublithographic mask layer 46 is removed using a photoresist stripping method.
- Figure 12 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34, electrode material layer 36b, an optional diffusion barrier layer 42a, and an isolation material layer 40a.
- optional diffusion barrier layer 42a is excluded.
- Diffusion barrier layer 42a is provided by depositing SiN or another suitable barrier material over exposed portions of preprocessed wafer 39, phase-change material layer 34, and electrode material layer 36b using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. In one embodiment, this deposition is conformal to achieve the same thickness on the sidewalls of phase- change material layer 34 and on exposed portions of preprocessed wafer 39.
- Isolation material layer 40a is provided by preferably conformally depositing a material having low thermal conductivity/diffusivity over diffusion barrier material layer 42a using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
- Figure 13 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34, electrode material layer 36b, diffusion barrier layer 42, and isolation material layer 40 after planarization of isolation material layer 40a and diffusion barrier layer 42a.
- Isolation material layer 40a and diffusion barrier layer barrier 42a are planarized to expose electrode material layer 36b.
- Isolation material layer 40a and diffusion barrier layer 42a are planarized using chemical mechanical polishing (CMP) or another suitable planarazation technique to provide isolation material layer 40 and diffusion barrier layer 42.
- CMP chemical mechanical polishing
- Figure 14 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34, electrode material layer 36b, diffusion barrier layer 42, isolation material layer 40, and an additional electrode material layer after etching the additional electrode material layer.
- an additional diffusion barrier layer (not shown) is deposited over exposed portions of isolation material layer 40, diffusion barrier layer 42, PATENT
- Second electrode 36 comprises TiN, TaN, or another suitable electrode material. In one embodiment, second electrode 36 provides a landing pad for the next level metalization plug. Additional insulation material is then deposited around second electrode 36 to provide phase-change memory cell 30 illustrated in Figure 7.
- Phase-change memory cell 30 includes first electrode 32, phase- change material 34, second electrode 36, and insulator material 38.
- phase-change memory cell 30 includes optional diffusion barrier 42 adjacent phase-change material 34, and isolation material 40 adjacent optional diffusion barrier 42. In other embodiments, diffusion barrier 42 is excluded.
- Phase- change material 34 provides a storage location for storing a bit of data. In one embodiment, phase-change material 34 has vertical sidewalls. In another embodiment, phase-change material 34 has V-shaped sidewalls.
- Diffusion barrier 42 prevents the diffusion of phase-change material 34 into isolation material 40.
- diffusion barrier 42 includes SiN or another suitable barrier material.
- isolation material 40 is selected to have low thermal conductivity/diffusivity, thereby reducing the heat leakage from the edges of phase-change material 34.
- phase- change memory cell 30 is a V-cell AIV phase-change memory cell. The process for fabricating this embodiment of memory cell 30 is illustrated in the following Figures 16-24.
- Figure 16 illustrates a cross-sectional view of one embodiment of a preprocessed wafer 39.
- Preprocessed wafer 39 includes insulation material 38, first electrode 32, optional contact material 44, and lower wafer layers (not shown). In other embodiments, contact material 44 is excluded.
- Contact material 44 comprises Ta, TaN, TiN, or another suitable contact material.
- Optional contact material 44 is provided in one embodiment by etching first electrode 32 to form a recess, filling the recess with contact material 44, and planarizing to provide preprocessed wafer 39. In other embodiments, contact material 44 is provided using another suitable process.
- Figure 17 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, an isolation material layer 40a, a stop layer 48a, and a sacrificial layer 38a.
- a planar deposition of a material having low thermal conductivity/diffusivity over preprocessed wafer 39 provides isolation material layer 40a.
- a planar deposition of SiN or another suitable material over isolation material layer 40a provides stop layer 48a.
- a planar deposition of an insulating material, such as SiO 2 over stop layer 48a provides sacrificial layer 38a.
- Isolation material layer 40, stop layer 48, and sacrificial layer 38 are deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
- Figure 18 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40a, stop layer 48a, sacrificial layer 38b, and a mask layer 46 after etching sacrificial layer 38a.
- the portion of sacrificial layer 38a not masked by mask layer 46 is etched using a tapered via etch down to stop layer 48 to provide sacrificial layer 38b.
- the tapered via etch reduces the contact dimensions for phase-change memory cell 30 to sublithographic dimensions.
- the tapered via is positioned approximately above the center of first electrode 32.
- Figure 19 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, stop layer 48, sacrificial layer 38b, and mask layer 46 after etching stop layer 48a and isolation material layer 40a.
- Stop layer 48a is etched using a dry etch or another suitable etch to transfer the sublithographic opening of sacrificial layer 38b to provide stop layer 48.
- Isolation material layer 40a is etched using an oxide etch or another suitable etch to transfer the sublithographic opening of sacrificial layer 38b to provide PATENT
- isolation material layer 40 having a via positioned approximately above the center of first electrode 32.
- Figure 20 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, and stop layer 48 after removing mask layer 46 and sacrificial layer 38b.
- Mask layer 46 is removed using an O 2 plasma photoresist strip and dry process or another suitable photoresist removal method.
- Sacrificial layer 38b is removed using an anisotropic oxide etch or another suitable method.
- Figure 21 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, and an optional diffusion barrier layer 42 after etching the optional diffusion barrier layer.
- diffusion barrier layer 42 is excluded.
- Diffusion barrier layer 42 is provided by conformally depositing SiN or another suitable barrier material over exposed portions of preprocessed wafer 39 and isolation material layer 40 using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. An anisotropic back etch or another suitable method is used to remove the diffusion barrier material to expose first electrode 32.
- both stop layer 48 and diffusion barrier layer 42 comprise SiN, therefore stop layer 48 combines with the diffusion barrier layer to provide diffusion barrier layer 42.
- Figure 22 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, diffusion barrier layer 42, and a phase-change material layer 34a.
- Phase-change material such as a chalcogenide compound material or another suitable phase-change material, is deposited over exposed portions of preprocessed wafer 39 and diffusion barrier layer 42 to provide phase-change material layer 34a.
- Phase-change material layer 34a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
- Figure 23 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, diffusion barrier layer 42, and phase-change material layer 34 after planarization of phase-change material layer 34a.
- Phase-change material layer 34a is planarized to expose diffusion PATENT
- Phase-change material layer 34a is planarized using CMP or another suitable planarization technique.
- Figure 24 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, diffusion barrier layer 42, phase-change material layer 34, and second electrode 36 after etching an electrode material layer.
- An electrode material layer is deposited over exposed portions of diffusion barrier layer 42 and phase-change material layer 34 and etched to provide second electrode 36.
- Second electrode 36 comprises TiN, TaN, or another suitable electrode material.
- second electrode 36 provides a landing pad for the next level metalization plug.
- Additional insulation material 38 is then deposited around second electrode 36 to provide phase-change memory cell 30 illustrated in Figure 15.
Abstract
A memory cell device includes a first electrode, phase-change material adjacent the first electrode, a second electrode adjacent the phase-change material, a diffusion barrier adjacent the phase-change material, and isolation material adjacent the diffusion barrier for thermally isolating the phase-change material. The diffusion barrier prevents diffusion of the phase-change material into the isolation material.
Description
PATENT
2005P50142US
1331.199.101
PHASE CHANGE MEMORY CELL WITH HIGH READ MARGIN AT
LOW POWER OPERATION
Cross-Rcfcrcncc to Related Applications
This application is a continuation in part of U.S. Patent Application Serial Number 11/054,853, Attorney Docket Number 1331.187.101, entitled "PHASE CHANGE MEMORY CELL WITH HIGH READ MARGIN AT LOW POWER OPERATION"; filed February 10, 2005, and is incorporated herein by reference.
Background
The present invention relates to phase-change memories. In particular, a system and method are provided for a phase-change memory cell having a host material adjacent phase-change material such that heat leakage in the phase- change material is reduced. Phase-change materials may exhibit at least two different states. Consequently, phase-change material may be used in a memory cell to store a bit of data. The states of phase-change material may be referenced to as amorphous and crystalline states. The states may be distinguished because the amorphous state generally exhibits higher resistivity than does the crystalline state. Generally, the amorphous state involves a more disordered atomic structure, while the crystalline state is an ordered lattice.
Phase change in the phase-change materials may be induced reversibly. In this way, the memory may change from the amorphous to the crystalline state, and visa versa, in response to temperature changes. The temperature changes to the phase-change material may be achieved in a variety of ways. For example, a laser can be directed to the phase-change material, current may be driven through the phase-change material, or current or voltage can be fed through a resistive heater adjacent the phase-change material. With any of these methods,
PATENT
2005P50142US
1331.199.101
controllable heating of the phase-change material causes controllable phase change within the phase-change material.
When a phase-change memory comprises a memory array having a plurality of memory cells that are made of phase-change material, the memory may be programmed to store data utilizing the memory states of the phase- change material. One way to read and write data in such a phase-change memory device is to control a current and/or a voltage pulse that is applied to the phase-change material. The level of current and voltage generally corresponds to the temperature induced within the phase-change material in each memory cell. In order to minimize the amount of power that is required in each memory cell, the amount of heat that leaks from the phase-change material should be minimized.
For these and other reasons, there is a need for the present invention.
Summary
One embodiment of the present invention provides a memory cell device. The memory cell device includes a first electrode, phase-change material adjacent the first electrode, a second electrode adjacent the phase-change material, a diffusion barrier adjacent the phase-change material, and isolation material adjacent the diffusion barrier for thermally isolating the phase-change material. The diffusion barrier prevents diffusion of the phase-change material into the isolation material.
Brief Description of the Drawings
The accompanying drawings are included to provide a further understanding of the present invention and are incorporated in and constitute a part of this specification. The drawings illustrate the embodiments of the present invention and together with the description serve to explain the principles of the invention. Other embodiments of the present invention and many of the intended advantages of the present invention will be readily appreciated as they become better understood by reference to the following detailed description.
PATENT
2005P50142US
1331.199.101
The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.
Figure 1 illustrates a block diagram of a memory cell device.
Figure 2 illustrates a cross-sectional view through a phase-change memory cell.
Figure 3 illustrates a cross-sectional view through a phase-change memory cell with an illustrated temperature contour plot during a reset operation.
Figure 4 illustrates a cross-sectional view through a phase-change memory cell with a laterally surrounding isolation material in accordance with one embodiment of the present invention.
Figure 5 illustrates a cross-sectional view through a phase-change memory cell with a laterally surrounding isolation material in accordance with another embodiment of the present invention.
Figure 6 illustrates a graph plotting the cell resistance as obtained during a read operation as a function of the reset pulse voltage and current.
Figure 7 illustrates a cross-sectional view through a phase-change memory cell with a laterally surrounding diffusion barrier and isolation material in accordance with another embodiment of the present invention.
Figure 8 illustrates a cross-sectional view of one embodiment of a preprocessed wafer.
Figure 9 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, a phase-change material layer, and an electrode material layer.
Figure 10 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, electrode material layer, and a sublithographic mask layer.
Figure 11 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, and electrode material layer after etching the electrode material layer and the phase-change material layer.
PATENT
2005P50142US
1331.199.101
Figure 12 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, electrode material layer, a diffusion barrier layer, and an isolation material layer.
Figure 13 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, electrode material layer, diffusion barrier layer, and isolation material layer after planarization.
Figure 14 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, phase-change material layer, electrode material layer, diffusion barrier layer, isolation material layer, and an additional electrode material layer after etching the additional electrode material layer.
Figure 15 illustrates a cross-sectional view through a phase-change memory cell with a laterally surrounding diffusion barrier and isolation material in accordance with another embodiment of the present invention.
Figure 16 illustrates a cross-sectional view of one embodiment of a preprocessed wafer.
Figure 17 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, an isolation material layer, a stop layer, and a sacrificial layer.
Figure 18 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, stop layer, sacrificial layer, and a mask layer after etching the sacrificial layer.
Figure 19 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, stop layer, sacrificial layer, and mask layer after etching the stop layer and the isolation material layer.
Figure 20 illustrates a cross-sectional view one embodiment of the preprocessed wafer, isolation material layer, and stop layer after removing the mask layer and the sacrificial layer.
Figure 21 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a diffusion barrier layer after etching the diffusion barrier layer.
PATENT
2005P50142US
1331.199.101
Figure 22 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, diffusion barrier layer, and a phase- change material layer.
Figure 23 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, diffusion barrier layer, and phase- change material layer after planarization.
Figure 24 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, diffusion barrier layer, phase- change material layer, and second electrode after etching the electrode material layer.
Detailed Description
In the following Detailed Description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as "top," "bottom," "front," "back," "leading," "trailing," etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments of the present invention can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
Figure 1 illustrates a block diagram of a memory cell device 5. Memory cell device 5 includes write pulse generator 6, distribution circuit 7, and memory cells 8a, 8b, 8c, and 8d and a sense amplifier 9. In one embodiment, memory cells 8a- 8d are phase-change memory cells that are based on the amorphous to crystalline phase transition of the memory material. In one embodiment, write pulse generator 6 generates current or voltage pulses that are controllable
PATENT
2005P50142US
1331.199.101
directed to memory cells 8a- 8d via distribution circuit 7. In one embodiment, distribution circuit 7 is a plurality of transistors that controllable direct current or voltage pulses to the memory, and in another embodiment, is a plurality of transistors that controllable direct current or voltage pulses to heaters adjacent to the phase-change memory cells.
In one embodiment, memory cells 8a- 8d are made of a phase-change material that may be changed from an amorphous state to a crystalline state or crystalline state to amorphous under influence of temperature change. The degree of crystallinity thereby defines at least two memory states for storing data within memory cell device 5, which can be assigned to the bit values "0" and "1". The bit states of memory cells 8a-8d differ significantly in their electrical resistivity. In the amorphous state, a phase-change material will exhibit significantly higher resistivity than it will in the crystalline state. In this way, sense amplifier 9 may read the cell resistance such that the bit value assigned to a particular memory cell 8a- 8d can be determined.
In order to program a memory cell 8a- 8d within memory cell device 5, write pulse generator 6 generates a current or voltage pulse for heating the phase-change material in the target memory cell. In one embodiment, write pulse generator 6 generates an appropriate current or voltage pulse, which is fed into distribution circuit 7 and distributed to the appropriate target memory cell 8a- 8d. The current or voltage pulse amplitude and duration is controlled depending on whether the memory cell is being set or reset. Generally, a "set" operation of a memory cell is heating the phase-change material of the target memory cell above its crystallization temperature (but below its melting temperature) long enough to achieve the crystalline state. Generally, a "reset" operation of a memory cell is quickly heating the phase-change material of the target memory cell above its melting temperature, and then quickly quench cooling the material, thereby achieving the amorphous state.
Figure 2 illustrates a cross-section view through an exemplary phase- change memory cell 10 of the active-in-via type. Phase-change memory cell 10 includes first electrode 12, phase-change material 14, second electrode 16, and
PATENT
2005P50142US
1331.199.101
insulator material 18. The phase change material 14 is laterally completely enclosed by insulation material 18, which defines the current path and hence the location of the phase change region in phase change material 14. A selection device, such as an active device like a transistor or diode, may be coupled to first electrode 12 to control the application of current or voltage to first electrode 12, and thus to phase-change material 14, in order to set and reset phase-change material 14.
In this way, during a set operation of phase-change memory cell 10, a set current or voltage pulse is selectively enabled to phase-change material 14 thereby heating it above its crystallization temperature (but below its melting temperature). In this way, phase-change material 14 reaches its crystalline state during this set operation. During a reset operation of phase-change memory cell 10, a reset current and/or voltage pulse is selectively enabled by the selection device and sent through first electrode 12 to phase-change material 14. The reset current or voltage quickly heats phase-change material 14 above its melting temperature, and then phase-change material 14 is quickly quench cooled to achieve its amorphous state.
During a reset operation, phase-change material 14 typically begins heating and changing phases (melting) from the center of the cell due to thermal self- isolation of the phase-change material 14. Generated heat, however, may also diffuse into insulator material 18, which is typically an insulator material like silicon dioxide. Thus, in a low power reset operation, which avoids excessive overheating of the center, there is a crystalline, ring-shaped volume at the edge of phase-change material 14 remaining in the crystalline state due to incomplete melting. Such an incomplete melted area 22 is illustrated in Figure 3, surrounding a sufficiently melted area 20 in phase-change material 14. A read operation undertaken subsequent to a reset in such a configuration provides low resistance shunt current paths in the area 22. This will mask the readout signal detected by sense amplifier 9 in the high resistance state.
Figure 4 illustrates a cross-section view through an exemplary phase- change memory cell 30 in accordance with one embodiment of the present
PATENT
2005P50142US
1331.199.101
invention. Phase-change memory cell 30 includes first electrode 32, phase- change material 34, second electrode 36, and insulator material 38. In addition, phase-change memory cell 30 includes isolation material 40 adjacent phase- change material 34. In one embodiment, isolation material 40 is selected to have low thermal conductivity/diffusivity, thereby reducing the heat leakage from the edges of phase-change material 34.
In one embodiment, phase-change memory cell 30 is an active-in-via (AIV) cell such that a reset pulse typically melts phase-change material 34 starting at its center, and then the melting front moves outward. In one embodiment of phase-change memory cell 30, isolation material 40 surrounds phase-change material 34 at its outer edges. This reduces heat leakage from the edge of phase-change material 34 by the improved thermal insulation provided by the surrounding isolation material 40. In this way, unlike with phase-change memory device 10, melting of phase-change material 34 during a low power reset operation tends to go all the way out to its edge, thereby avoiding the crystalline, ring-shaped volume found in the prior embodiment.
Since even the outermost portions phase-change material 34 are melted (and subsequently amorphized during quench cooling), the total cell resistance will be much higher and read operation undertaken subsequent to a reset provides large read signals detected by sense amplifier 9. In this way, less input power is needed to achieve adequate read margins during reset operations. This allows lowering the reset pulse signal compared to a cell without isolation material 40, while still maintaining a switching of the full cell cross-section resulting in large read signals. Since the footprint of a scaled phase change memory cell is predominately determined by the width (and hence, area) of the select device required to drive the current during reset operation, this power reduction immediately translates into a more compact cell size.
Phase-change memory cell 30 may be fabricated in several ways in accordance with the present invention. For example, phase-change material 34 may be deposited and then etched, and then isolation material 40 formed adjacent to the edges of phase-change material 34. In addition, a layer of
PATENT
2005P50142US
1331.199.101
isolation material 40 may first be deposited, and then a via etched within the layer of isolation material 40. Phase-change material 34 may then be deposited in the via within the layer of isolation material 40.
Figure 5 illustrates a cross-section view through an exemplary phase- change memory cell 30 in accordance with another embodiment of the present invention. Phase-change memory cell 30 includes first electrode 32, phase- change material 34, second electrode 36, and insulator material 38. In addition, phase-change memory cell 30 includes isolation material 40 adjacent phase- change material 34. Here, isolation material 40 is only placed immediately adjacent phase-change material 34, and is also selected to have low thermal conductivity. Thus, with this embodiment, less isolation material 40 is used, but heat leakage from the edges of phase-change material 34 is nonetheless effectively reduced. In this way, less additional input power is needed to achieve the increase in temperature that is needed for sufficient reset operations. In addition, with this embodiment, the mechanical stability for chemical mechanical polishing during the fabrication process is improved.
Figure 6 displays a graph plotting the cell resistance as obtained during a read operation as a function of the reset pulse voltage and current for three exemplary phase-change memory cells. The onset of melting at the center of the phase change cell is illustrated by a dotted vertical line. Line 70 in Figure 6 illustrates the characteristics of a phase-change memory cell where the phase- change material is surrounded by silicon dioxide as insulating material. Here, during a low power reset around 1.0-1.5 V, the cell does not display a sharp switching characteristic, but instead displays a long lag phase having relatively low read resistance. This is due to the partial melting of the phase change material in the cell discussed earlier, which results in the highly conductive connection at the outer edge of the phase change material.
Line 60 in Figure 6 illustrates the characteristics of a phase-change memory cell where the phase-change material is surrounded by a thermal insulating material having a relatively low dielectric constant ("low-k"), such as a porous oxide. Here, during a reset the read resistance displays an improved
PATENT
2005P50142US
1331.199.101
switching characteristic over line 70, and displays shorter lag phase having relatively higher read resistance.
Line 50 in Figure 6 illustrates the characteristics of a phase-change memory cell where the phase-change material is surrounded by a thermal insulating material having a relatively low-k, such as Aerogel. Here, during a reset the read resistance displays an improved and sharp switching characteristic over line 60, and the lag phase of line 70 virtually vanishes. The read resistance illustrates a sharp transition over several orders of magnitude.
In one embodiment, isolation material 40 is a good thermal insulator dielectric material such as a porous oxide film having a thermal conductivity between 0.1 and 0.8 W/(mK). In one embodiment, isolation material 40 may be a dielectric material such as Aerogel material with a thermal conductivity of about 0.12 - 0.18 W/mK, and in another it may be a templated porous oxide dielectric such as Philk with a thermal conductivity of about 0.13-0.17 W/mK.
Phase-change material 34 may be made up of a variety of materials in accordance with the present invention. Generally, chalcogenide alloys that contain one or more elements from Column IV of the periodic table are useful as such materials. In one embodiment, phase-change material 34 of memory cell 30 is made up of a chalcogenide compound material, such as GeSbTe or AgInSbTe. In another embodiment, the phase change material can be chalcogen-free such as GeSb, GaSb or GeGaSb.
Although the above-mentioned low-k dielectric materials function as isolation material 40 for these types of phase-change materials 34, other low-k dielectrics may also be usable for different types of phase-change materials that may be operated at relatively higher temperatures. Such low-k dielectric materials include SiLK, Coral, LDK-5109, Orion® 2.2, CF-Polymer, and others.
Use of a low-k dielectric material surrounding the phase-change material in a phase-change memory cell allows a lowering of the reset pulse power (current and/or voltage) compared to a phase-change cell without low-k dielectric material surrounding the phase-change material, while still maintaining a switching of the full cell cross-section resulting in large read signals. This
PATENT
2005P50142US
1331.199.101
allows for reduced phase-change memory cell size and thus chip size as well, allowing for increased chip density.
Figures 7-24 illustrate two embodiments for fabricating a phase-change memory cell. Figures 7-14 and Figures 15-24 illustrate embodiments for fabricating a phase-change memory cell, such as phase-change memory cell 30 illustrated in Figure 4.
Figure 7 illustrates a cross-sectional view through a phase-change memory cell 30 in accordance with another embodiment of the present invention. Phase-change memory cell 30 includes first electrode 32, phase- change material 34, second electrode 36, and insulator material 38. In addition, phase-change memory cell 30 includes optional diffusion barrier 42 adjacent phase-change material 34, and isolation material 40 adjacent optional diffusion barrier 42. In other embodiments, diffusion barrier 42 is excluded. Phase- change material 34 provides a storage location for storing a bit of data.
Diffusion barrier 42 prevents the diffusion of phase-change material 34 into isolation material 40. In one embodiment, diffusion barrier 42 includes SiN or another suitable barrier material. In one embodiment, isolation material 40 is selected to have low thermal conductivity/diffusivity, thereby reducing the heat leakage from the edges of phase-change material 34. In one embodiment, phase- change memory cell 30 is a pillar AIV phase-change memory cell. The process for fabricating this embodiment of memory cell 30 is illustrated in the following Figures 8-14.
Figure 8 illustrates a cross-sectional view of one embodiment of a preprocessed wafer 39. Preprocessed wafer 39 includes insulation material 38, first electrode 32, optional contact material 44, and lower wafer layers (not shown). In other embodiments, contact material 44 is excluded. First electrode 32 is a tungsten plug, copper plug, or another suitable electrode. Contact material 44 comprises Ta, TaN, TiN, or another suitable contact material. Optional contact material 44 is provided in one embodiment by etching first electrode 32 to form a recess, filling the recess with contact material 44, and
PATENT
2005P50142US
1331.199.101
planarizing to provide preprocessed wafer 39. In other embodiments, contact material 44 is provided using another suitable process.
Figure 9 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, a phase-change material layer 34a, and an electrode material layer 36a. A planar deposition of phase-change material, such as a chalcogenide compound material or another suitable phase-change material, over preprocessed wafer 39 provides phase-change material layer 34a. A planar deposition of electrode material, such as TiN, TaN, or another suitable electrode material, over phase-change material layer 34a provides electrode material layer 36a. Phase-change material layer 34a and electrode material layer 36a are deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), metal organic chemical vapor deposition (MOCVD), plasma vapor deposition (PVD), jet vapor deposition (JVP), or other suitable deposition technique.
Figure 10 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34a, electrode material layer 36a, and a sublithographic mask layer 46. In one embodiment, sublithographic mask layer 46 is provided by spin-coating photoresist onto electrode material layer 36a and performing optical lithography to define an initial mask layer. The initial mask layer is then reduced to provide sublithographic mask layer 46 through a photoresist trimming process. Alternatively, an additional hard mask layer can be used and trimmed using a wet chemical pullback etch. In one embodiment, sublithographic mask layer 46 is positioned approximately above the center of first electrode 32.
Figure 11 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34, and electrode material layer 36b after etching electrode material layer 36a and phase-change material layer 34a. The portions of electrode material layer 36a and phase-change material layer 34a not masked by sublithographic mask layer 46 are etched with a dry etch or another suitable etch to provide electrode material layer 36b and
PATENT
2005P50142US
1331.199.101
phase-change material layer 34. After etching, sublithographic mask layer 46 is removed using a photoresist stripping method.
Figure 12 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34, electrode material layer 36b, an optional diffusion barrier layer 42a, and an isolation material layer 40a. In another embodiment, optional diffusion barrier layer 42a is excluded. Diffusion barrier layer 42a is provided by depositing SiN or another suitable barrier material over exposed portions of preprocessed wafer 39, phase-change material layer 34, and electrode material layer 36b using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. In one embodiment, this deposition is conformal to achieve the same thickness on the sidewalls of phase- change material layer 34 and on exposed portions of preprocessed wafer 39. Isolation material layer 40a is provided by preferably conformally depositing a material having low thermal conductivity/diffusivity over diffusion barrier material layer 42a using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
Figure 13 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34, electrode material layer 36b, diffusion barrier layer 42, and isolation material layer 40 after planarization of isolation material layer 40a and diffusion barrier layer 42a. Isolation material layer 40a and diffusion barrier layer barrier 42a are planarized to expose electrode material layer 36b. Isolation material layer 40a and diffusion barrier layer 42a are planarized using chemical mechanical polishing (CMP) or another suitable planarazation technique to provide isolation material layer 40 and diffusion barrier layer 42.
Figure 14 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, phase-change material layer 34, electrode material layer 36b, diffusion barrier layer 42, isolation material layer 40, and an additional electrode material layer after etching the additional electrode material layer. In one embodiment, an additional diffusion barrier layer (not shown) is deposited over exposed portions of isolation material layer 40, diffusion barrier layer 42,
PATENT
2005P50142US
1331.199.101
and electrode material layer 36b. The additional diffusion barrier layer is then etched to expose electrode material layer 36b. Regardless, an additional electrode material layer is deposited over exposed portions of isolation material layer 40, diffusion barrier layer 42, and electrode layer 36b and etched to provide second electrode 36. Second electrode 36 comprises TiN, TaN, or another suitable electrode material. In one embodiment, second electrode 36 provides a landing pad for the next level metalization plug. Additional insulation material is then deposited around second electrode 36 to provide phase-change memory cell 30 illustrated in Figure 7.
Figure 15 illustrates a cross-sectional view through a phase-change memory cell 30 in accordance with another embodiment of the present invention. Phase-change memory cell 30 includes first electrode 32, phase- change material 34, second electrode 36, and insulator material 38. In addition, phase-change memory cell 30 includes optional diffusion barrier 42 adjacent phase-change material 34, and isolation material 40 adjacent optional diffusion barrier 42. In other embodiments, diffusion barrier 42 is excluded. Phase- change material 34 provides a storage location for storing a bit of data. In one embodiment, phase-change material 34 has vertical sidewalls. In another embodiment, phase-change material 34 has V-shaped sidewalls.
Diffusion barrier 42 prevents the diffusion of phase-change material 34 into isolation material 40. In one embodiment, diffusion barrier 42 includes SiN or another suitable barrier material. In one embodiment, isolation material 40 is selected to have low thermal conductivity/diffusivity, thereby reducing the heat leakage from the edges of phase-change material 34. In one embodiment, phase- change memory cell 30 is a V-cell AIV phase-change memory cell. The process for fabricating this embodiment of memory cell 30 is illustrated in the following Figures 16-24.
Figure 16 illustrates a cross-sectional view of one embodiment of a preprocessed wafer 39. Preprocessed wafer 39 includes insulation material 38, first electrode 32, optional contact material 44, and lower wafer layers (not shown). In other embodiments, contact material 44 is excluded. First electrode
PATENT
2005P50142US
1331.199.101
32 is a tungsten plug, copper plug, or another suitable electrode. Contact material 44 comprises Ta, TaN, TiN, or another suitable contact material. Optional contact material 44 is provided in one embodiment by etching first electrode 32 to form a recess, filling the recess with contact material 44, and planarizing to provide preprocessed wafer 39. In other embodiments, contact material 44 is provided using another suitable process.
Figure 17 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, an isolation material layer 40a, a stop layer 48a, and a sacrificial layer 38a. A planar deposition of a material having low thermal conductivity/diffusivity over preprocessed wafer 39 provides isolation material layer 40a. A planar deposition of SiN or another suitable material over isolation material layer 40a provides stop layer 48a. A planar deposition of an insulating material, such as SiO2, over stop layer 48a provides sacrificial layer 38a. Isolation material layer 40, stop layer 48, and sacrificial layer 38 are deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
Figure 18 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40a, stop layer 48a, sacrificial layer 38b, and a mask layer 46 after etching sacrificial layer 38a. The portion of sacrificial layer 38a not masked by mask layer 46 is etched using a tapered via etch down to stop layer 48 to provide sacrificial layer 38b. The tapered via etch reduces the contact dimensions for phase-change memory cell 30 to sublithographic dimensions. In one embodiment, the tapered via is positioned approximately above the center of first electrode 32.
Figure 19 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, stop layer 48, sacrificial layer 38b, and mask layer 46 after etching stop layer 48a and isolation material layer 40a. Stop layer 48a is etched using a dry etch or another suitable etch to transfer the sublithographic opening of sacrificial layer 38b to provide stop layer 48. Isolation material layer 40a is etched using an oxide etch or another suitable etch to transfer the sublithographic opening of sacrificial layer 38b to provide
PATENT
2005P50142US
1331.199.101
isolation material layer 40 having a via positioned approximately above the center of first electrode 32.
Figure 20 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, and stop layer 48 after removing mask layer 46 and sacrificial layer 38b. Mask layer 46 is removed using an O2 plasma photoresist strip and dry process or another suitable photoresist removal method. Sacrificial layer 38b is removed using an anisotropic oxide etch or another suitable method.
Figure 21 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, and an optional diffusion barrier layer 42 after etching the optional diffusion barrier layer. In other embodiments, diffusion barrier layer 42 is excluded. Diffusion barrier layer 42 is provided by conformally depositing SiN or another suitable barrier material over exposed portions of preprocessed wafer 39 and isolation material layer 40 using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. An anisotropic back etch or another suitable method is used to remove the diffusion barrier material to expose first electrode 32. In one embodiment, both stop layer 48 and diffusion barrier layer 42 comprise SiN, therefore stop layer 48 combines with the diffusion barrier layer to provide diffusion barrier layer 42.
Figure 22 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, diffusion barrier layer 42, and a phase-change material layer 34a. Phase-change material, such as a chalcogenide compound material or another suitable phase-change material, is deposited over exposed portions of preprocessed wafer 39 and diffusion barrier layer 42 to provide phase-change material layer 34a. Phase-change material layer 34a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
Figure 23 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, diffusion barrier layer 42, and phase-change material layer 34 after planarization of phase-change material layer 34a. Phase-change material layer 34a is planarized to expose diffusion
PATENT
2005P50142US
1331.199.101
barrier layer 42 and provide a sublithographic phase-change material layer 34. Phase-change material layer 34a is planarized using CMP or another suitable planarization technique.
Figure 24 illustrates a cross-sectional view of one embodiment of preprocessed wafer 39, isolation material layer 40, diffusion barrier layer 42, phase-change material layer 34, and second electrode 36 after etching an electrode material layer. An electrode material layer is deposited over exposed portions of diffusion barrier layer 42 and phase-change material layer 34 and etched to provide second electrode 36. Second electrode 36 comprises TiN, TaN, or another suitable electrode material. In one embodiment, second electrode 36 provides a landing pad for the next level metalization plug. Additional insulation material 38 is then deposited around second electrode 36 to provide phase-change memory cell 30 illustrated in Figure 15.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.
Claims
1. A memory cell device comprising: a first electrode; phase-change material adjacent the first electrode; a second electrode adjacent the phase-change material; a diffusion barrier adjacent the phase-change material; and isolation material adjacent the diffusion barrier for thermally isolating the phase-change material, wherein the diffusion barrier prevents diffusion of the phase-change material into the isolation material.
2. The memory cell device of claim 1, wherein the phase-change material comprises a chalcogenide.
3. The memory cell device of claim 1, wherein the diffusion barrier comprises SiN.
4. The memory cell device of claim 1, wherein the isolation material comprises a dielectric material that limits heat leakage from the phase-change material.
5. The memory cell device of claim 4, wherein the dielectric material comprises a porous oxide film having a thermal conductivity between 0.1 and 0.8 W/mk.
6. The memory cell device of claim 4, wherein the dielectric material comprises one of Aerogel, Philk, SiLK, Coral, LDK-5109, Orion® 2.2, and CF- Polymer.
7. A memory cell device comprising: PATENT
2005P50142US
1331.199.101
a first electrode; phase-change material adjacent the first electrode; a second electrode adjacent the phase-change material; first means adjacent the phase-change material for thermally isolating the phase-change material; and second means adjacent the first means for preventing diffusion of the phase-change material into the first means.
8. A method for fabricating a memory cell device, the method comprising: providing a preprocessed wafer having a first electrode; depositing a phase-change material layer adjacent the preprocessed wafer; depositing an electrode material layer adjacent the phase-change material layer; etching the phase-change material layer and the electrode material layer to form a second electrode and a storage location; and depositing isolation material adjacent the storage location.
9. The method of claim 8, wherein providing the preprocessed wafer comprises providing a preprocessed wafer having a first electrode comprising a contact material deposited adjacent a metallic plug.
10. The method of claim 8, wherein etching the phase-change material layer and the electrode material layer comprises etching the phase-change material layer and the electrode material layer based on a sublithographic mask layer.
11. The method of claim 8, further comprising: depositing a diffusion barrier surrounding the storage location for preventing diffusion of the phase-change material into the isolation material. PATENT
2005P50142US
1331.199.101
12. The method of claim 11 , wherein depositing the diffusion barrier comprises depositing SiN.
13. The method of claim 8, wherein providing the preprocessed wafer comprises providing a preprocessed wafer comprising a tungsten plug.
14. The method of claim 8, wherein providing the preprocessed wafer comprises providing a preprocessed wafer comprising a copper plug.
15. The method of claim 8, wherein depositing the phase-change material layer comprises depositing a chalcogenide material layer.
16. The method of claim 8, wherein depositing the electrode material layer comprises depositing one of TiN and TaN.
17. The method of claim 8, wherein depositing isolation material comprises depositing dielectric material that limits heat leakage from the phase-change material.
18. The method of claim 17, wherein depositing dielectric material comprises depositing a porous oxide film having a thermal conductivity between 0.1 and 0.8 W/mk.
19. The method of claim 17, wherein depositing dielectric material comprises depositing one of Aerogel, Philk, SiLK, Coral, LDK-5109, Orion® 2.2, and CF-Polymer.
20. The method of claim 8, iurther comprising: depositing insulation material adjacent the second electrode. PATENT
2005P50142US
1331.199.101
21. The method of claim 20, wherein depositing insulation material comprises depositing one of SiO2 and fluorinated silica glass.
22. A method for fabricating a memory cell device, the method comprising: providing a preprocessed wafer having a first electrode; depositing an isolation material layer adjacent the preprocessed wafer; depositing a stop layer adjacent the isolation material layer; depositing a sacrificial layer adjacent the stop layer; etching the sacrificial layer to the stop layer to form a tapered via above the first electrode; etching the stop layer and the isolation layer at a bottom of the tapered via to form an extended via; removing the sacrificial layer; depositing phase-change material in the extended via; and fabricating a second electrode adjacent the phase-change material.
23. The method of claim 22, iurther comprising: depositing a diffusion barrier adjacent the isolation layer to prevent diffusion of the phase-change material into the isolation material.
24. The method of claim 23, wherein depositing the diffusion barrier comprises depositing SiN.
25. The method of claim 22, wherein providing the preprocessed wafer comprises providing a preprocessed wafer comprising a tungsten plug.
26. The method of claim 22, wherein providing the preprocessed wafer comprises providing a preprocessed wafer comprising a copper plug. PATENT
2005P50142US
1331.199.101
27. The method of claim 22, wherein depositing the isolation material layer comprises depositing dielectric material that limits heat leakage from the phase- change material.
28. The method of claim 27, wherein depositing dielectric material comprises depositing a porous oxide film having a thermal conductivity between 0.1 and 0.8 W/mk.
29. The method of claim 27, wherein depositing dielectric material comprises depositing one of Aerogel, Philk, SiLK, Coral, LDK-5109, Orion® 2.2, and CF-Polymer.
30. The method of claim 22, wherein depositing the stop layer comprises depositing a SiN layer.
31. The method of claim 22, wherein depositing the sacrificial layer comprises depositing a SiO2 layer.
32. The method of claim 22, wherein depositing phase-change material comprises depositing a chalcogenide material layer.
33. The method of claim 22, iurther comprising: depositing insulation material adjacent the second electrode and the storage location.
34. The method of claim 33, wherein depositing insulation material comprises depositing one of SiO2 and fluorinated silica glass.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020067014085A KR100873973B1 (en) | 2005-02-10 | 2006-02-08 | Phase Change Memory Cell with High Read Margin with Low Power Operation |
EP06708098A EP1846962B1 (en) | 2005-02-10 | 2006-02-08 | Phase change memory cell with high read margin at low power operation |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/054,853 | 2005-02-10 | ||
US11/054,853 US7361925B2 (en) | 2005-02-10 | 2005-02-10 | Integrated circuit having a memory including a low-k dielectric material for thermal isolation |
US11/101,972 US7214958B2 (en) | 2005-02-10 | 2005-04-08 | Phase change memory cell with high read margin at low power operation |
US11/101,972 | 2005-04-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006084857A1 true WO2006084857A1 (en) | 2006-08-17 |
Family
ID=36129870
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2006/050751 WO2006084857A1 (en) | 2005-02-10 | 2006-02-08 | Phase change memory cell with high read margin at low power operation |
Country Status (4)
Country | Link |
---|---|
US (3) | US7214958B2 (en) |
EP (1) | EP1846962B1 (en) |
KR (1) | KR100873973B1 (en) |
WO (1) | WO2006084857A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1783845A1 (en) * | 2005-11-02 | 2007-05-09 | Qimonda AG | Phase change memory having multilayer thermal insulation |
KR100801084B1 (en) | 2007-01-08 | 2008-02-05 | 삼성전자주식회사 | Nonvolatile memory device using variable resistive element and fabricating method thereof |
CN103840077A (en) * | 2012-11-27 | 2014-06-04 | 中芯国际集成电路制造(上海)有限公司 | Methods for manufacturing phase change memory |
Families Citing this family (181)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6612695B2 (en) * | 2001-11-07 | 2003-09-02 | Michael Waters | Lighted reading glasses |
US20060108667A1 (en) * | 2004-11-22 | 2006-05-25 | Macronix International Co., Ltd. | Method for manufacturing a small pin on integrated circuits or other devices |
US7214958B2 (en) * | 2005-02-10 | 2007-05-08 | Infineon Technologies Ag | Phase change memory cell with high read margin at low power operation |
KR100668333B1 (en) * | 2005-02-25 | 2007-01-12 | 삼성전자주식회사 | Phase-change RAM and fabrication method of the same |
US7427770B2 (en) | 2005-04-22 | 2008-09-23 | Micron Technology, Inc. | Memory array for increased bit density |
US7709289B2 (en) * | 2005-04-22 | 2010-05-04 | Micron Technology, Inc. | Memory elements having patterned electrodes and method of forming the same |
US20060284156A1 (en) * | 2005-06-16 | 2006-12-21 | Thomas Happ | Phase change memory cell defined by imprint lithography |
US7696503B2 (en) | 2005-06-17 | 2010-04-13 | Macronix International Co., Ltd. | Multi-level memory cell having phase change element and asymmetrical thermal boundary |
KR100669851B1 (en) * | 2005-07-12 | 2007-01-16 | 삼성전자주식회사 | Method of manufacturing a phase-changeable memory device |
JP2007073779A (en) * | 2005-09-07 | 2007-03-22 | Elpida Memory Inc | Nonvolatile memory element and its manufacturing method |
US7786460B2 (en) | 2005-11-15 | 2010-08-31 | Macronix International Co., Ltd. | Phase change memory device and manufacturing method |
US7450411B2 (en) * | 2005-11-15 | 2008-11-11 | Macronix International Co., Ltd. | Phase change memory device and manufacturing method |
US7635855B2 (en) | 2005-11-15 | 2009-12-22 | Macronix International Co., Ltd. | I-shaped phase change memory cell |
US7394088B2 (en) * | 2005-11-15 | 2008-07-01 | Macronix International Co., Ltd. | Thermally contained/insulated phase change memory device and method (combined) |
US7414258B2 (en) | 2005-11-16 | 2008-08-19 | Macronix International Co., Ltd. | Spacer electrode small pin phase change memory RAM and manufacturing method |
US7507986B2 (en) * | 2005-11-21 | 2009-03-24 | Macronix International Co., Ltd. | Thermal isolation for an active-sidewall phase change memory cell |
US7829876B2 (en) | 2005-11-21 | 2010-11-09 | Macronix International Co., Ltd. | Vacuum cell thermal isolation for a phase change memory device |
US7449710B2 (en) | 2005-11-21 | 2008-11-11 | Macronix International Co., Ltd. | Vacuum jacket for phase change memory element |
US7479649B2 (en) * | 2005-11-21 | 2009-01-20 | Macronix International Co., Ltd. | Vacuum jacketed electrode for phase change memory element |
US7816661B2 (en) | 2005-11-21 | 2010-10-19 | Macronix International Co., Ltd. | Air cell thermal isolation for a memory array formed of a programmable resistive material |
US7599217B2 (en) * | 2005-11-22 | 2009-10-06 | Macronix International Co., Ltd. | Memory cell device and manufacturing method |
US7688619B2 (en) * | 2005-11-28 | 2010-03-30 | Macronix International Co., Ltd. | Phase change memory cell and manufacturing method |
US7459717B2 (en) | 2005-11-28 | 2008-12-02 | Macronix International Co., Ltd. | Phase change memory cell and manufacturing method |
US7521364B2 (en) * | 2005-12-02 | 2009-04-21 | Macronix Internation Co., Ltd. | Surface topology improvement method for plug surface areas |
US7531825B2 (en) | 2005-12-27 | 2009-05-12 | Macronix International Co., Ltd. | Method for forming self-aligned thermal isolation cell for a variable resistance memory array |
KR100744273B1 (en) * | 2005-12-28 | 2007-07-30 | 동부일렉트로닉스 주식회사 | Method for manufacturing phase-change memory element |
US8062833B2 (en) | 2005-12-30 | 2011-11-22 | Macronix International Co., Ltd. | Chalcogenide layer etching method |
US20070158632A1 (en) * | 2006-01-09 | 2007-07-12 | Macronix International Co., Ltd. | Method for Fabricating a Pillar-Shaped Phase Change Memory Element |
US7595218B2 (en) * | 2006-01-09 | 2009-09-29 | Macronix International Co., Ltd. | Programmable resistive RAM and manufacturing method |
US7560337B2 (en) * | 2006-01-09 | 2009-07-14 | Macronix International Co., Ltd. | Programmable resistive RAM and manufacturing method |
US7741636B2 (en) | 2006-01-09 | 2010-06-22 | Macronix International Co., Ltd. | Programmable resistive RAM and manufacturing method |
US7432206B2 (en) * | 2006-01-24 | 2008-10-07 | Macronix International Co., Ltd. | Self-aligned manufacturing method, and manufacturing method for thin film fuse phase change ram |
US7956358B2 (en) * | 2006-02-07 | 2011-06-07 | Macronix International Co., Ltd. | I-shaped phase change memory cell with thermal isolation |
US7910907B2 (en) * | 2006-03-15 | 2011-03-22 | Macronix International Co., Ltd. | Manufacturing method for pipe-shaped electrode phase change memory |
US7791059B2 (en) * | 2006-03-24 | 2010-09-07 | Nxp B.V. | Electric device with phase change resistor |
US9178141B2 (en) | 2006-04-04 | 2015-11-03 | Micron Technology, Inc. | Memory elements using self-aligned phase change material layers and methods of manufacturing same |
US7812334B2 (en) * | 2006-04-04 | 2010-10-12 | Micron Technology, Inc. | Phase change memory elements using self-aligned phase change material layers and methods of making and using same |
US7554144B2 (en) | 2006-04-17 | 2009-06-30 | Macronix International Co., Ltd. | Memory device and manufacturing method |
US7928421B2 (en) * | 2006-04-21 | 2011-04-19 | Macronix International Co., Ltd. | Phase change memory cell with vacuum spacer |
US7423300B2 (en) * | 2006-05-24 | 2008-09-09 | Macronix International Co., Ltd. | Single-mask phase change memory element |
US7696506B2 (en) * | 2006-06-27 | 2010-04-13 | Macronix International Co., Ltd. | Memory cell with memory material insulation and manufacturing method |
US7785920B2 (en) | 2006-07-12 | 2010-08-31 | Macronix International Co., Ltd. | Method for making a pillar-type phase change memory element |
KR100791477B1 (en) * | 2006-08-08 | 2008-01-03 | 삼성전자주식회사 | A phase-change memory unit, method of manufacturing the phase-change memory unit, a phase-change memory device having the phase-change memory unit and method of manufacturing the phase-change memory device |
US7638357B2 (en) * | 2006-08-25 | 2009-12-29 | Micron Technology, Inc. | Programmable resistance memory devices and systems using the same and methods of forming the same |
US7560723B2 (en) | 2006-08-29 | 2009-07-14 | Micron Technology, Inc. | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
US7511984B2 (en) * | 2006-08-30 | 2009-03-31 | Micron Technology, Inc. | Phase change memory |
US7772581B2 (en) * | 2006-09-11 | 2010-08-10 | Macronix International Co., Ltd. | Memory device having wide area phase change element and small electrode contact area |
US20080064198A1 (en) * | 2006-09-11 | 2008-03-13 | Wolodymyr Czubatyj | Chalcogenide semiconductor memory device with insulating dielectric |
US7504653B2 (en) | 2006-10-04 | 2009-03-17 | Macronix International Co., Ltd. | Memory cell device with circumferentially-extending memory element |
CN101501850B (en) * | 2006-10-16 | 2011-01-05 | 松下电器产业株式会社 | Non-volatile storage device and method for manufacturing the same |
US7863655B2 (en) | 2006-10-24 | 2011-01-04 | Macronix International Co., Ltd. | Phase change memory cells with dual access devices |
US7682868B2 (en) * | 2006-12-06 | 2010-03-23 | Macronix International Co., Ltd. | Method for making a keyhole opening during the manufacture of a memory cell |
US20080137400A1 (en) * | 2006-12-06 | 2008-06-12 | Macronix International Co., Ltd. | Phase Change Memory Cell with Thermal Barrier and Method for Fabricating the Same |
US7476587B2 (en) | 2006-12-06 | 2009-01-13 | Macronix International Co., Ltd. | Method for making a self-converged memory material element for memory cell |
US7903447B2 (en) | 2006-12-13 | 2011-03-08 | Macronix International Co., Ltd. | Method, apparatus and computer program product for read before programming process on programmable resistive memory cell |
US8344347B2 (en) | 2006-12-15 | 2013-01-01 | Macronix International Co., Ltd. | Multi-layer electrode structure |
US8017930B2 (en) * | 2006-12-21 | 2011-09-13 | Qimonda Ag | Pillar phase change memory cell |
US7718989B2 (en) | 2006-12-28 | 2010-05-18 | Macronix International Co., Ltd. | Resistor random access memory cell device |
US20080164453A1 (en) * | 2007-01-07 | 2008-07-10 | Breitwisch Matthew J | Uniform critical dimension size pore for pcram application |
US7440315B2 (en) * | 2007-01-09 | 2008-10-21 | Macronix International Co., Ltd. | Method, apparatus and computer program product for stepped reset programming process on programmable resistive memory cell |
US7433226B2 (en) * | 2007-01-09 | 2008-10-07 | Macronix International Co., Ltd. | Method, apparatus and computer program product for read before programming process on multiple programmable resistive memory cell |
US7663135B2 (en) | 2007-01-31 | 2010-02-16 | Macronix International Co., Ltd. | Memory cell having a side electrode contact |
US7619311B2 (en) | 2007-02-02 | 2009-11-17 | Macronix International Co., Ltd. | Memory cell device with coplanar electrode surface and method |
US7701759B2 (en) * | 2007-02-05 | 2010-04-20 | Macronix International Co., Ltd. | Memory cell device and programming methods |
US7463512B2 (en) * | 2007-02-08 | 2008-12-09 | Macronix International Co., Ltd. | Memory element with reduced-current phase change element |
US8138028B2 (en) * | 2007-02-12 | 2012-03-20 | Macronix International Co., Ltd | Method for manufacturing a phase change memory device with pillar bottom electrode |
US7884343B2 (en) | 2007-02-14 | 2011-02-08 | Macronix International Co., Ltd. | Phase change memory cell with filled sidewall memory element and method for fabricating the same |
US7619237B2 (en) * | 2007-02-21 | 2009-11-17 | Macronix International Co., Ltd. | Programmable resistive memory cell with self-forming gap |
US7956344B2 (en) | 2007-02-27 | 2011-06-07 | Macronix International Co., Ltd. | Memory cell with memory element contacting ring-shaped upper end of bottom electrode |
US7786461B2 (en) * | 2007-04-03 | 2010-08-31 | Macronix International Co., Ltd. | Memory structure with reduced-size memory element between memory material portions |
US8610098B2 (en) | 2007-04-06 | 2013-12-17 | Macronix International Co., Ltd. | Phase change memory bridge cell with diode isolation device |
US7755076B2 (en) | 2007-04-17 | 2010-07-13 | Macronix International Co., Ltd. | 4F2 self align side wall active phase change memory |
US20080265234A1 (en) * | 2007-04-30 | 2008-10-30 | Breitwisch Matthew J | Method of Forming Phase Change Memory Cell With Reduced Switchable Volume |
KR100883412B1 (en) | 2007-05-09 | 2009-02-11 | 삼성전자주식회사 | Method of fabricating phase change memory device having self-aligned electrode, related device and electronic system |
US20080278988A1 (en) * | 2007-05-09 | 2008-11-13 | Klaus Ufert | Resistive switching element |
DE102007021761B4 (en) * | 2007-05-09 | 2015-07-16 | Adesto Technology Corp., Inc. | Resistor switching element, memory devices, memory module, method for producing a resistive switching element and method for producing a resistive memory device |
US7678642B2 (en) * | 2007-05-11 | 2010-03-16 | Hynix Semiconductor Inc. | Method for manufacturing phase change memory device using a patterning process |
US7679163B2 (en) * | 2007-05-14 | 2010-03-16 | Industrial Technology Research Institute | Phase-change memory element |
US7671353B2 (en) * | 2007-06-04 | 2010-03-02 | Qimonda North America Corp. | Integrated circuit having contact including material between sidewalls |
US8410607B2 (en) * | 2007-06-15 | 2013-04-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor memory structures |
KR100881055B1 (en) * | 2007-06-20 | 2009-01-30 | 삼성전자주식회사 | Phase-change memory unit, method of forming the phase-change memory unit, phase-change memory device having the phase-change memory unit and method of manufacturing the phase-change memory device |
US7838860B2 (en) * | 2007-06-21 | 2010-11-23 | Qimonda Ag | Integrated circuit including vertical diode |
US7687309B2 (en) * | 2007-06-28 | 2010-03-30 | International Business Machines Corporation | CMOS-process-compatible programmable via device |
US7772582B2 (en) * | 2007-07-11 | 2010-08-10 | International Business Machines Corporation | Four-terminal reconfigurable devices |
US8513637B2 (en) | 2007-07-13 | 2013-08-20 | Macronix International Co., Ltd. | 4F2 self align fin bottom electrodes FET drive phase change memory |
TWI402980B (en) | 2007-07-20 | 2013-07-21 | Macronix Int Co Ltd | Resistive memory structure with buffer layer |
US7884342B2 (en) | 2007-07-31 | 2011-02-08 | Macronix International Co., Ltd. | Phase change memory bridge cell |
US7729161B2 (en) | 2007-08-02 | 2010-06-01 | Macronix International Co., Ltd. | Phase change memory with dual word lines and source lines and method of operating same |
US9018615B2 (en) | 2007-08-03 | 2015-04-28 | Macronix International Co., Ltd. | Resistor random access memory structure having a defined small area of electrical contact |
US7969770B2 (en) * | 2007-08-03 | 2011-06-28 | International Business Machines Corporation | Programmable via devices in back end of line level |
US7659534B2 (en) * | 2007-08-03 | 2010-02-09 | International Business Machines Corporation | Programmable via devices with air gap isolation |
US7642125B2 (en) * | 2007-09-14 | 2010-01-05 | Macronix International Co., Ltd. | Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing |
US8178386B2 (en) | 2007-09-14 | 2012-05-15 | Macronix International Co., Ltd. | Phase change memory cell array with self-converged bottom electrode and method for manufacturing |
US7551473B2 (en) * | 2007-10-12 | 2009-06-23 | Macronix International Co., Ltd. | Programmable resistive memory with diode structure |
US7919766B2 (en) | 2007-10-22 | 2011-04-05 | Macronix International Co., Ltd. | Method for making self aligning pillar memory cell device |
US7804083B2 (en) | 2007-11-14 | 2010-09-28 | Macronix International Co., Ltd. | Phase change memory cell including a thermal protect bottom electrode and manufacturing methods |
KR101168977B1 (en) | 2007-11-19 | 2012-07-26 | 삼성전자주식회사 | method of fabricating integrated circuit memory device having a growth- inhibiting layer on the interlayer insulating layer adjacent a contact hole |
US7646631B2 (en) | 2007-12-07 | 2010-01-12 | Macronix International Co., Ltd. | Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods |
TW200926356A (en) * | 2007-12-11 | 2009-06-16 | Ind Tech Res Inst | Method for fabricating phase-change memory |
US8076664B2 (en) * | 2007-12-20 | 2011-12-13 | Intel Corporation | Phase change memory with layered insulator |
US7879643B2 (en) * | 2008-01-18 | 2011-02-01 | Macronix International Co., Ltd. | Memory cell with memory element contacting an inverted T-shaped bottom electrode |
US8426838B2 (en) | 2008-01-25 | 2013-04-23 | Higgs Opl. Capital Llc | Phase-change memory |
US7879645B2 (en) | 2008-01-28 | 2011-02-01 | Macronix International Co., Ltd. | Fill-in etching free pore device |
US7960203B2 (en) | 2008-01-29 | 2011-06-14 | International Business Machines Corporation | Pore phase change material cell fabricated from recessed pillar |
US7906774B2 (en) * | 2008-02-01 | 2011-03-15 | Industrial Technology Research Institute | Phase change memory device |
US8158965B2 (en) | 2008-02-05 | 2012-04-17 | Macronix International Co., Ltd. | Heating center PCRAM structure and methods for making |
US7935564B2 (en) | 2008-02-25 | 2011-05-03 | International Business Machines Corporation | Self-converging bottom electrode ring |
US7994075B1 (en) * | 2008-02-26 | 2011-08-09 | Honeywell International, Inc. | Low weight and high durability soft body armor composite using topical wax coatings |
KR20090097362A (en) * | 2008-03-11 | 2009-09-16 | 삼성전자주식회사 | Resistive memory device and method for forming thereof |
US8084842B2 (en) | 2008-03-25 | 2011-12-27 | Macronix International Co., Ltd. | Thermally stabilized electrode structure |
KR100979755B1 (en) * | 2008-03-28 | 2010-09-02 | 삼성전자주식회사 | Phase change memory device and methods of fabricating the same |
US8030634B2 (en) | 2008-03-31 | 2011-10-04 | Macronix International Co., Ltd. | Memory array with diode driver and method for fabricating the same |
US7825398B2 (en) | 2008-04-07 | 2010-11-02 | Macronix International Co., Ltd. | Memory cell having improved mechanical stability |
US7791057B2 (en) | 2008-04-22 | 2010-09-07 | Macronix International Co., Ltd. | Memory cell having a buried phase change region and method for fabricating the same |
US8077505B2 (en) | 2008-05-07 | 2011-12-13 | Macronix International Co., Ltd. | Bipolar switching of phase change device |
US7701750B2 (en) | 2008-05-08 | 2010-04-20 | Macronix International Co., Ltd. | Phase change device having two or more substantial amorphous regions in high resistance state |
US8284596B2 (en) | 2008-06-09 | 2012-10-09 | Qimonda Ag | Integrated circuit including an array of diodes coupled to a layer of resistance changing material |
US8415651B2 (en) | 2008-06-12 | 2013-04-09 | Macronix International Co., Ltd. | Phase change memory cell having top and bottom sidewall contacts |
US8134857B2 (en) | 2008-06-27 | 2012-03-13 | Macronix International Co., Ltd. | Methods for high speed reading operation of phase change memory and device employing same |
US7932506B2 (en) | 2008-07-22 | 2011-04-26 | Macronix International Co., Ltd. | Fully self-aligned pore-type memory cell having diode access device |
US7903457B2 (en) | 2008-08-19 | 2011-03-08 | Macronix International Co., Ltd. | Multiple phase change materials in an integrated circuit for system on a chip application |
US7719913B2 (en) * | 2008-09-12 | 2010-05-18 | Macronix International Co., Ltd. | Sensing circuit for PCRAM applications |
US8324605B2 (en) | 2008-10-02 | 2012-12-04 | Macronix International Co., Ltd. | Dielectric mesh isolated phase change structure for phase change memory |
US7897954B2 (en) | 2008-10-10 | 2011-03-01 | Macronix International Co., Ltd. | Dielectric-sandwiched pillar memory device |
US8036014B2 (en) | 2008-11-06 | 2011-10-11 | Macronix International Co., Ltd. | Phase change memory program method without over-reset |
US8664689B2 (en) | 2008-11-07 | 2014-03-04 | Macronix International Co., Ltd. | Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions |
US8907316B2 (en) | 2008-11-07 | 2014-12-09 | Macronix International Co., Ltd. | Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions |
US8604457B2 (en) | 2008-11-12 | 2013-12-10 | Higgs Opl. Capital Llc | Phase-change memory element |
KR20110110187A (en) * | 2008-12-18 | 2011-10-06 | 비코 인스트루먼트 아이엔씨. | Vaccum deposition sources having heated effusion orifices |
US7869270B2 (en) | 2008-12-29 | 2011-01-11 | Macronix International Co., Ltd. | Set algorithm for phase change memory cell |
US8089137B2 (en) | 2009-01-07 | 2012-01-03 | Macronix International Co., Ltd. | Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method |
US8107283B2 (en) | 2009-01-12 | 2012-01-31 | Macronix International Co., Ltd. | Method for setting PCRAM devices |
US8030635B2 (en) | 2009-01-13 | 2011-10-04 | Macronix International Co., Ltd. | Polysilicon plug bipolar transistor for phase change memory |
US8064247B2 (en) | 2009-01-14 | 2011-11-22 | Macronix International Co., Ltd. | Rewritable memory device based on segregation/re-absorption |
US8933536B2 (en) | 2009-01-22 | 2015-01-13 | Macronix International Co., Ltd. | Polysilicon pillar bipolar transistor with self-aligned memory element |
US7888155B2 (en) * | 2009-03-16 | 2011-02-15 | Industrial Technology Research Institute | Phase-change memory element and method for fabricating the same |
US8084760B2 (en) * | 2009-04-20 | 2011-12-27 | Macronix International Co., Ltd. | Ring-shaped electrode and manufacturing method for same |
US8173987B2 (en) | 2009-04-27 | 2012-05-08 | Macronix International Co., Ltd. | Integrated circuit 3D phase change memory array and manufacturing method |
US8097871B2 (en) | 2009-04-30 | 2012-01-17 | Macronix International Co., Ltd. | Low operational current phase change memory structures |
US7933139B2 (en) | 2009-05-15 | 2011-04-26 | Macronix International Co., Ltd. | One-transistor, one-resistor, one-capacitor phase change memory |
US8350316B2 (en) * | 2009-05-22 | 2013-01-08 | Macronix International Co., Ltd. | Phase change memory cells having vertical channel access transistor and memory plane |
US7968876B2 (en) | 2009-05-22 | 2011-06-28 | Macronix International Co., Ltd. | Phase change memory cell having vertical channel access transistor |
US8809829B2 (en) | 2009-06-15 | 2014-08-19 | Macronix International Co., Ltd. | Phase change memory having stabilized microstructure and manufacturing method |
US8406033B2 (en) | 2009-06-22 | 2013-03-26 | Macronix International Co., Ltd. | Memory device and method for sensing and fixing margin cells |
US8238149B2 (en) | 2009-06-25 | 2012-08-07 | Macronix International Co., Ltd. | Methods and apparatus for reducing defect bits in phase change memory |
US8363463B2 (en) | 2009-06-25 | 2013-01-29 | Macronix International Co., Ltd. | Phase change memory having one or more non-constant doping profiles |
US7894254B2 (en) | 2009-07-15 | 2011-02-22 | Macronix International Co., Ltd. | Refresh circuitry for phase change memory |
US8110822B2 (en) | 2009-07-15 | 2012-02-07 | Macronix International Co., Ltd. | Thermal protect PCRAM structure and methods for making |
US8198619B2 (en) | 2009-07-15 | 2012-06-12 | Macronix International Co., Ltd. | Phase change memory cell structure |
US8012790B2 (en) * | 2009-08-28 | 2011-09-06 | International Business Machines Corporation | Chemical mechanical polishing stop layer for fully amorphous phase change memory pore cell |
US8283202B2 (en) | 2009-08-28 | 2012-10-09 | International Business Machines Corporation | Single mask adder phase change memory element |
US8283650B2 (en) * | 2009-08-28 | 2012-10-09 | International Business Machines Corporation | Flat lower bottom electrode for phase change memory cell |
US20110057161A1 (en) * | 2009-09-10 | 2011-03-10 | Gurtej Sandhu | Thermally shielded resistive memory element for low programming current |
JP2011066135A (en) * | 2009-09-16 | 2011-03-31 | Elpida Memory Inc | Method for fabricating phase-change memory device |
US8064248B2 (en) | 2009-09-17 | 2011-11-22 | Macronix International Co., Ltd. | 2T2R-1T1R mix mode phase change memory array |
US8178387B2 (en) | 2009-10-23 | 2012-05-15 | Macronix International Co., Ltd. | Methods for reducing recrystallization time for a phase change material |
US8129268B2 (en) | 2009-11-16 | 2012-03-06 | International Business Machines Corporation | Self-aligned lower bottom electrode |
US7943420B1 (en) * | 2009-11-25 | 2011-05-17 | International Business Machines Corporation | Single mask adder phase change memory element |
CN102648522B (en) * | 2009-11-30 | 2014-10-22 | 松下电器产业株式会社 | Nonvolatile storage element, method for manufacturing same, and nonvolatile storage device |
CN102237492B (en) * | 2010-04-29 | 2013-04-17 | 中芯国际集成电路制造(上海)有限公司 | Formation method for phase-change memory unit |
US8729521B2 (en) | 2010-05-12 | 2014-05-20 | Macronix International Co., Ltd. | Self aligned fin-type programmable memory cell |
US8310864B2 (en) | 2010-06-15 | 2012-11-13 | Macronix International Co., Ltd. | Self-aligned bit line under word line memory array |
US8395935B2 (en) | 2010-10-06 | 2013-03-12 | Macronix International Co., Ltd. | Cross-point self-aligned reduced cell size phase change memory |
US8497705B2 (en) | 2010-11-09 | 2013-07-30 | Macronix International Co., Ltd. | Phase change device for interconnection of programmable logic device |
US8467238B2 (en) | 2010-11-15 | 2013-06-18 | Macronix International Co., Ltd. | Dynamic pulse operation for phase change memory |
US8395137B2 (en) | 2011-03-08 | 2013-03-12 | Micron Technology, Inc. | Memory cell constructions |
US8987700B2 (en) | 2011-12-02 | 2015-03-24 | Macronix International Co., Ltd. | Thermally confined electrode for programmable resistance memory |
US9012880B2 (en) * | 2013-02-21 | 2015-04-21 | Winbond Electronics Corp. | Resistance memory device |
KR20160035582A (en) * | 2013-07-25 | 2016-03-31 | 휴렛-팩커드 디벨롭먼트 컴퍼니, 엘.피. | Resistive memory device having field enhanced features |
CN104966717B (en) | 2014-01-24 | 2018-04-13 | 旺宏电子股份有限公司 | A kind of storage arrangement and the method that the storage arrangement is provided |
US9559113B2 (en) | 2014-05-01 | 2017-01-31 | Macronix International Co., Ltd. | SSL/GSL gate oxide in 3D vertical channel NAND |
US9159412B1 (en) | 2014-07-15 | 2015-10-13 | Macronix International Co., Ltd. | Staggered write and verify for phase change memory |
US9672906B2 (en) | 2015-06-19 | 2017-06-06 | Macronix International Co., Ltd. | Phase change memory with inter-granular switching |
CN106654004B (en) * | 2015-10-29 | 2019-03-19 | 华邦电子股份有限公司 | Resistance-type memory and its manufacturing method |
GB201717566D0 (en) * | 2017-10-25 | 2017-12-06 | Bodle Tech Ltd | Display apparatus |
US10490744B2 (en) * | 2017-11-07 | 2019-11-26 | Macronix International Co., Ltd. | Contact hole structure method for fabricating the same and applications thereof |
TWI702744B (en) * | 2018-04-30 | 2020-08-21 | 華邦電子股份有限公司 | Resistive random access memory structure and manufacturing method thereof |
CN110473961B (en) * | 2018-05-10 | 2023-04-14 | 华邦电子股份有限公司 | Resistive random access memory structure and manufacturing method thereof |
KR20200022945A (en) * | 2018-08-24 | 2020-03-04 | 삼성전자주식회사 | Variable resistance memory device |
CN111540828A (en) * | 2020-03-23 | 2020-08-14 | 江苏时代全芯存储科技股份有限公司 | Forming method of phase change memory |
CN112909161B (en) * | 2021-01-05 | 2022-03-11 | 华中科技大学 | Low-power-consumption phase change memory unit with buffer layer and preparation method thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5751012A (en) | 1995-06-07 | 1998-05-12 | Micron Technology, Inc. | Polysilicon pillar diode for use in a non-volatile memory cell |
US5837564A (en) | 1995-11-01 | 1998-11-17 | Micron Technology, Inc. | Method for optimal crystallization to obtain high electrical performance from chalcogenides |
US20030194865A1 (en) | 2002-04-10 | 2003-10-16 | Gilton Terry L. | Method of manufacture of programmable conductor memory |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5325913A (en) * | 1993-06-25 | 1994-07-05 | The United States Of America As Represented By The Secretary Of The Navy | Module cooling system |
US5825046A (en) * | 1996-10-28 | 1998-10-20 | Energy Conversion Devices, Inc. | Composite memory material comprising a mixture of phase-change memory material and dielectric material |
US6087674A (en) * | 1996-10-28 | 2000-07-11 | Energy Conversion Devices, Inc. | Memory element with memory material comprising phase-change material and dielectric material |
US5952671A (en) * | 1997-05-09 | 1999-09-14 | Micron Technology, Inc. | Small electrode for a chalcogenide switching device and method for fabricating same |
EP1171920B1 (en) * | 1999-03-25 | 2006-11-29 | OVONYX Inc. | Electrically programmable memory element with improved contacts |
US6531373B2 (en) * | 2000-12-27 | 2003-03-11 | Ovonyx, Inc. | Method of forming a phase-change memory cell using silicon on insulator low electrode in charcogenide elements |
US6511867B2 (en) * | 2001-06-30 | 2003-01-28 | Ovonyx, Inc. | Utilizing atomic layer deposition for programmable device |
US6605527B2 (en) * | 2001-06-30 | 2003-08-12 | Intel Corporation | Reduced area intersection between electrode and programming element |
US6511862B2 (en) * | 2001-06-30 | 2003-01-28 | Ovonyx, Inc. | Modified contact for programmable devices |
US6507061B1 (en) | 2001-08-31 | 2003-01-14 | Intel Corporation | Multiple layer phase-change memory |
US6764894B2 (en) * | 2001-08-31 | 2004-07-20 | Ovonyx, Inc. | Elevated pore phase-change memory |
US6576921B2 (en) * | 2001-11-08 | 2003-06-10 | Intel Corporation | Isolating phase change material memory cells |
EP1318552A1 (en) | 2001-12-05 | 2003-06-11 | STMicroelectronics S.r.l. | Small area contact region, high efficiency phase change memory cell and fabrication method thereof |
US6625054B2 (en) * | 2001-12-28 | 2003-09-23 | Intel Corporation | Method and apparatus to program a phase change memory |
US6891749B2 (en) * | 2002-02-20 | 2005-05-10 | Micron Technology, Inc. | Resistance variable ‘on ’ memory |
JP3624291B2 (en) * | 2002-04-09 | 2005-03-02 | 松下電器産業株式会社 | Nonvolatile memory and manufacturing method thereof |
DE10231646B4 (en) | 2002-07-12 | 2007-01-18 | Infineon Technologies Ag | Non-volatile memory cells |
DE10236439B3 (en) | 2002-08-08 | 2004-02-26 | Infineon Technologies Ag | Memory arrangement comprises a substrate, memory regions formed in and/or on the substrate with electrical resistances that can be adjusted by thermal treatment and structure arranged between the memory regions to remove heat |
US6864503B2 (en) * | 2002-08-09 | 2005-03-08 | Macronix International Co., Ltd. | Spacer chalcogenide memory method and device |
KR100543445B1 (en) * | 2003-03-04 | 2006-01-23 | 삼성전자주식회사 | Phase change memory device and method of forming the same |
KR100504701B1 (en) * | 2003-06-11 | 2005-08-02 | 삼성전자주식회사 | Phase change memory device and method for forming the same |
US20050018526A1 (en) * | 2003-07-21 | 2005-01-27 | Heon Lee | Phase-change memory device and manufacturing method thereof |
EP1713724B1 (en) * | 2004-01-06 | 2022-08-10 | Aspen Aerogels Inc. | Ormosil aerogels containing silicon bonded linear polymers |
US7214958B2 (en) * | 2005-02-10 | 2007-05-08 | Infineon Technologies Ag | Phase change memory cell with high read margin at low power operation |
JP2006352082A (en) * | 2005-05-19 | 2006-12-28 | Renesas Technology Corp | Semiconductor memory device and its manufacturing method |
-
2005
- 2005-04-08 US US11/101,972 patent/US7214958B2/en not_active Expired - Fee Related
-
2006
- 2006-02-08 WO PCT/EP2006/050751 patent/WO2006084857A1/en active Application Filing
- 2006-02-08 EP EP06708098A patent/EP1846962B1/en not_active Expired - Fee Related
- 2006-02-08 KR KR1020067014085A patent/KR100873973B1/en not_active IP Right Cessation
-
2007
- 2007-04-20 US US11/737,838 patent/US7714312B2/en not_active Expired - Fee Related
- 2007-04-20 US US11/737,847 patent/US7674709B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5751012A (en) | 1995-06-07 | 1998-05-12 | Micron Technology, Inc. | Polysilicon pillar diode for use in a non-volatile memory cell |
US5837564A (en) | 1995-11-01 | 1998-11-17 | Micron Technology, Inc. | Method for optimal crystallization to obtain high electrical performance from chalcogenides |
US20030194865A1 (en) | 2002-04-10 | 2003-10-16 | Gilton Terry L. | Method of manufacture of programmable conductor memory |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1783845A1 (en) * | 2005-11-02 | 2007-05-09 | Qimonda AG | Phase change memory having multilayer thermal insulation |
US7417245B2 (en) | 2005-11-02 | 2008-08-26 | Infineon Technologies Ag | Phase change memory having multilayer thermal insulation |
KR100801084B1 (en) | 2007-01-08 | 2008-02-05 | 삼성전자주식회사 | Nonvolatile memory device using variable resistive element and fabricating method thereof |
US7733691B2 (en) | 2007-01-08 | 2010-06-08 | Samsung Electronics Co., Ltd. | Memory device including thermal conductor located between programmable volumes |
CN103840077A (en) * | 2012-11-27 | 2014-06-04 | 中芯国际集成电路制造(上海)有限公司 | Methods for manufacturing phase change memory |
Also Published As
Publication number | Publication date |
---|---|
EP1846962A1 (en) | 2007-10-24 |
EP1846962B1 (en) | 2012-06-27 |
KR100873973B1 (en) | 2008-12-17 |
US7214958B2 (en) | 2007-05-08 |
US20060175599A1 (en) | 2006-08-10 |
US7714312B2 (en) | 2010-05-11 |
US20070187664A1 (en) | 2007-08-16 |
US7674709B2 (en) | 2010-03-09 |
US20070190696A1 (en) | 2007-08-16 |
KR20070042910A (en) | 2007-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7674709B2 (en) | Phase change memory cell with high read margin at low power operation | |
US7348590B2 (en) | Phase change memory cell with high read margin at low power operation | |
US7824951B2 (en) | Method of fabricating an integrated circuit having a memory including a low-k dielectric material | |
US7973301B2 (en) | Low power phase change memory cell with large read signal | |
US7417245B2 (en) | Phase change memory having multilayer thermal insulation | |
EP1879232B1 (en) | Low power phase change memory cell having different phase change materials | |
US8896045B2 (en) | Integrated circuit including sidewall spacer | |
US8284596B2 (en) | Integrated circuit including an array of diodes coupled to a layer of resistance changing material | |
US20070249090A1 (en) | Phase-change memory cell adapted to prevent over-etching or under-etching | |
US8017930B2 (en) | Pillar phase change memory cell | |
US20080316794A1 (en) | Integrated circuit having multilayer electrode | |
EP1844500A1 (en) | Pillar phase change memory cell | |
EP1923928A2 (en) | Phase change memory cell having a sidewall contact | |
US8189374B2 (en) | Memory device including an electrode having an outer portion with greater resistivity | |
US7679074B2 (en) | Integrated circuit having multilayer electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 2006708098 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020067014085 Country of ref document: KR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWP | Wipo information: published in national office |
Ref document number: 2006708098 Country of ref document: EP |