WO2006138583A3 - Sequential scan test of interface between ic modules that operate at different frequencies - Google Patents
Sequential scan test of interface between ic modules that operate at different frequencies Download PDFInfo
- Publication number
- WO2006138583A3 WO2006138583A3 PCT/US2006/023516 US2006023516W WO2006138583A3 WO 2006138583 A3 WO2006138583 A3 WO 2006138583A3 US 2006023516 W US2006023516 W US 2006023516W WO 2006138583 A3 WO2006138583 A3 WO 2006138583A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- modules
- interface
- operate
- different frequencies
- sequential scan
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318541—Scan latches or cell details
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318544—Scanning methods, algorithms and patterns
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318558—Addressing or selecting of subparts of the device under test
- G01R31/318563—Multiple simultaneous testing of subparts
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318594—Timing aspects
Abstract
Integrated circuit modules (160, 180) designed to operate at different frequencies in functional (normal) mode are tested using a sequential scan based technique at the respective frequencies. In one embodiment, the interface logic (170) connecting the two modules is tested for at-speed performance (i.e., the same speed at which the interface would be operated in functional mode during normal operation).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/160,235 US7421634B2 (en) | 2005-05-02 | 2005-06-15 | Sequential scan based techniques to test interface between modules designed to operate at different frequencies |
US11/160,235 | 2005-06-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006138583A2 WO2006138583A2 (en) | 2006-12-28 |
WO2006138583A3 true WO2006138583A3 (en) | 2008-07-31 |
Family
ID=37571213
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/023516 WO2006138583A2 (en) | 2005-06-15 | 2006-06-15 | Sequential scan test of interface between ic modules that operate at different frequencies |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2006138583A2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7644328B2 (en) * | 2007-03-22 | 2010-01-05 | Intel Corporation | Sharing routing of a test signal with an alternative power supply to combinatorial logic for low power design |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4503386A (en) * | 1982-04-20 | 1985-03-05 | International Business Machines Corporation | Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks |
US20050102592A1 (en) * | 2001-08-17 | 2005-05-12 | Credence Systems Corporation | Circuit testing with ring-connected test instrument modules |
-
2006
- 2006-06-15 WO PCT/US2006/023516 patent/WO2006138583A2/en active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4503386A (en) * | 1982-04-20 | 1985-03-05 | International Business Machines Corporation | Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks |
US20050102592A1 (en) * | 2001-08-17 | 2005-05-12 | Credence Systems Corporation | Circuit testing with ring-connected test instrument modules |
Also Published As
Publication number | Publication date |
---|---|
WO2006138583A2 (en) | 2006-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007140366A3 (en) | Testing components of i/o paths of an integrated circuit | |
WO2007010493A3 (en) | Testable integrated circuit, system in package and test instruction set | |
JP4388903B2 (en) | JTAG test method | |
WO2006101984A3 (en) | Internally generating patterns for testing in an integrated circuit device | |
WO2006138488A3 (en) | Reduced-pin-count-testing architectures for applying test patterns | |
WO2011050292A3 (en) | Enhanced control in scan tests of integrated circuits with partitioned scan chains | |
WO2007080527A3 (en) | Testable integrated circuit and ic test method | |
US20070288816A1 (en) | Semiconductor integrated circuit and test method therefor | |
TW200643441A (en) | Simultaneous core testing in multi-core integrated circuits | |
US11549983B2 (en) | 3D tap and scan port architectures | |
WO2007077542A3 (en) | Ic testing methods and apparatus | |
WO2005072406A3 (en) | Test system and method for reduced index time | |
TW200739086A (en) | Space transformer, manufacturing method of the space transformer and probe card having the space transformer | |
TW200706891A (en) | Semiconductor integrated circuit and method for testing connection state between semiconductor integrated circuits | |
TW200700740A (en) | Method for using internal semiconductor junctions to aid in non-contact testing | |
WO2008029348A3 (en) | Testable integrated circuit and ic test method | |
WO2004077524A3 (en) | Method and apparatus for test and characterization of semiconductor components | |
TW200629284A (en) | Semiconductor memory device and method of testing the same | |
WO2009059172A3 (en) | Built in self test for input/output characterization | |
TWI370907B (en) | A semiconductor device and a method of automatic fault-testing of logic blocks | |
WO2007024794A3 (en) | Heater chip test circuit and methods for using the same | |
US9568551B1 (en) | Scan wrapper circuit for integrated circuit | |
WO2007027758A3 (en) | Functional cells for automated i/o timing characterization of an integrated circuit | |
TW200608030A (en) | Testing method and testing circuit for a semiconductor device | |
WO2008120362A1 (en) | Fault locating device, fault locating method, and integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06773362 Country of ref document: EP Kind code of ref document: A2 |