WO2007002324A3 - An integrated memory core and memory interface circuit - Google Patents

An integrated memory core and memory interface circuit Download PDF

Info

Publication number
WO2007002324A3
WO2007002324A3 PCT/US2006/024360 US2006024360W WO2007002324A3 WO 2007002324 A3 WO2007002324 A3 WO 2007002324A3 US 2006024360 W US2006024360 W US 2006024360W WO 2007002324 A3 WO2007002324 A3 WO 2007002324A3
Authority
WO
WIPO (PCT)
Prior art keywords
integrated circuit
interface
memory
memory core
interface circuit
Prior art date
Application number
PCT/US2006/024360
Other languages
French (fr)
Other versions
WO2007002324A2 (en
Inventor
Suresh N Rajan
Original Assignee
Metaram Inc
Suresh N Rajan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Metaram Inc, Suresh N Rajan filed Critical Metaram Inc
Priority to DE112006001810T priority Critical patent/DE112006001810T5/en
Priority to KR1020087001812A priority patent/KR101318116B1/en
Priority to JP2008518401A priority patent/JP2008544437A/en
Priority to KR1020147005128A priority patent/KR101463375B1/en
Priority to KR1020137004006A priority patent/KR101377305B1/en
Priority to GB0800734A priority patent/GB2441726B/en
Publication of WO2007002324A2 publication Critical patent/WO2007002324A2/en
Publication of WO2007002324A3 publication Critical patent/WO2007002324A3/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1694—Configuration of memory controller to different memory types
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/022—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in I/O circuitry
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/24—Accessing extra cells, e.g. dummy cells or redundant cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C29/50012—Marginal testing, e.g. race, voltage or current testing of timing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/107—Serial-parallel conversion of data or prefetch
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2254—Calibration

Abstract

A memory device comprises a first and second integrated circuit dies. The first integrated circuit die comprises a memory core as well as a first interface circuit. The first interface circuit permits full access to the memory cells (e.g., reading, writing, activating, pre-charging and refreshing operations to the memory cells). The second integrated circuit die comprises a second interface that interfaces the memory core, via the first interface circuit, an external bus, such as a synchronous interface to an external bus. A technique combines memory core integrated circuit dies with interface integrated circuit dies to configure a memory device. A speed test on the memory core integrated circuit dies is conducted, and the interface integrated circuit die is electrically coupled to the memory core integrated circuit die based on the speed of the memory core integrated circuit die.
PCT/US2006/024360 2005-06-24 2006-06-23 An integrated memory core and memory interface circuit WO2007002324A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
DE112006001810T DE112006001810T5 (en) 2005-06-24 2006-06-23 Integrated memory core and memory interface circuitry
KR1020087001812A KR101318116B1 (en) 2005-06-24 2006-06-23 An integrated memory core and memory interface circuit
JP2008518401A JP2008544437A (en) 2005-06-24 2006-06-23 Integrated memory core and memory interface circuit
KR1020147005128A KR101463375B1 (en) 2005-06-24 2006-06-23 An integrated memory core and memory interface circuit
KR1020137004006A KR101377305B1 (en) 2005-06-24 2006-06-23 An integrated memory core and memory interface circuit
GB0800734A GB2441726B (en) 2005-06-24 2006-06-23 An integrated memory core and memory interface circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US69363105P 2005-06-24 2005-06-24
US60/693,631 2005-06-24

Publications (2)

Publication Number Publication Date
WO2007002324A2 WO2007002324A2 (en) 2007-01-04
WO2007002324A3 true WO2007002324A3 (en) 2007-04-12

Family

ID=37595841

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/024360 WO2007002324A2 (en) 2005-06-24 2006-06-23 An integrated memory core and memory interface circuit

Country Status (6)

Country Link
US (4) US7515453B2 (en)
JP (1) JP2008544437A (en)
KR (3) KR101318116B1 (en)
DE (1) DE112006001810T5 (en)
GB (1) GB2441726B (en)
WO (1) WO2007002324A2 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8868829B2 (en) 2006-07-31 2014-10-21 Google Inc. Memory circuit system and method
US8972673B2 (en) 2006-07-31 2015-03-03 Google Inc. Power management of memory circuits by virtual memory simulation
US8977806B1 (en) 2006-10-05 2015-03-10 Google Inc. Hybrid memory module
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits

Families Citing this family (141)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6515914B2 (en) * 2001-03-21 2003-02-04 Micron Technology, Inc. Memory device and method having data path with multiple prefetch I/O configurations
KR20050022798A (en) * 2003-08-30 2005-03-08 주식회사 이즈텍 A system for analyzing bio chips using gene ontology, and a method thereof
US8190809B2 (en) * 2004-11-23 2012-05-29 Efficient Memory Technology Shunted interleave for accessing plural memory banks, particularly those having partially accessed cells containing data for cache lines
US7779198B2 (en) * 2004-11-23 2010-08-17 Efficient Memory Technology Method and apparatus of multiple abbreviations of interleaved addressing of paged memories
US7367586B2 (en) * 2005-05-09 2008-05-06 Ford Global Technologies, Llc Airbag restraint for automotive vehicle
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US7580312B2 (en) * 2006-07-31 2009-08-25 Metaram, Inc. Power saving system and method for use with a plurality of memory circuits
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US7609567B2 (en) * 2005-06-24 2009-10-27 Metaram, Inc. System and method for simulating an aspect of a memory circuit
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
WO2007002324A2 (en) * 2005-06-24 2007-01-04 Metaram, Inc. An integrated memory core and memory interface circuit
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US7392338B2 (en) * 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US7355905B2 (en) 2005-07-01 2008-04-08 P.A. Semi, Inc. Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage
DE112006002300B4 (en) 2005-09-02 2013-12-19 Google, Inc. Device for stacking DRAMs
KR100655078B1 (en) * 2005-09-16 2006-12-08 삼성전자주식회사 Semiconductor memory device having bit registering layer and method for driving thereof
US7610417B2 (en) 2005-11-30 2009-10-27 Rambus Inc. Data-width translator coupled between variable-width and fixed-width data ports and supporting multiple data-width configurations
KR100757924B1 (en) * 2006-03-07 2007-09-11 주식회사 하이닉스반도체 Apparatus and method for controlling test mode of semiconductor memory
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
JP5616636B2 (en) 2006-12-14 2014-10-29 ラムバス・インコーポレーテッド Multi-die memory device
US7746724B2 (en) * 2007-01-31 2010-06-29 Qimonda Ag Asynchronous data transmission
WO2008131058A2 (en) * 2007-04-17 2008-10-30 Rambus Inc. Hybrid volatile and non-volatile memory device
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US7623365B2 (en) 2007-08-29 2009-11-24 Micron Technology, Inc. Memory device interface methods, apparatus, and systems
US8086936B2 (en) * 2007-08-31 2011-12-27 International Business Machines Corporation Performing error correction at a memory device level that is transparent to a memory channel
US7840748B2 (en) * 2007-08-31 2010-11-23 International Business Machines Corporation Buffered memory module with multiple memory device data interface ports supporting double the memory capacity
US7865674B2 (en) * 2007-08-31 2011-01-04 International Business Machines Corporation System for enhancing the memory bandwidth available through a memory module
US7818497B2 (en) * 2007-08-31 2010-10-19 International Business Machines Corporation Buffered memory module supporting two independent memory channels
US7899983B2 (en) * 2007-08-31 2011-03-01 International Business Machines Corporation Buffered memory module supporting double the memory device data width in the same physical space as a conventional memory module
US7861014B2 (en) * 2007-08-31 2010-12-28 International Business Machines Corporation System for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel
US8082482B2 (en) * 2007-08-31 2011-12-20 International Business Machines Corporation System for performing error correction operations in a memory hub device of a memory module
US8019919B2 (en) * 2007-09-05 2011-09-13 International Business Machines Corporation Method for enhancing the memory bandwidth available through a memory module
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
JP5095344B2 (en) * 2007-10-19 2012-12-12 本田技研工業株式会社 Data writing device
WO2009082706A1 (en) * 2007-12-21 2009-07-02 The Trustees Of Columbia University In The City Of New York Active cmos sensor array for electrochemical biomolecular detection
US7925826B2 (en) * 2008-01-24 2011-04-12 International Business Machines Corporation System to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency
US7925824B2 (en) * 2008-01-24 2011-04-12 International Business Machines Corporation System to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency
US7925825B2 (en) * 2008-01-24 2011-04-12 International Business Machines Corporation System to support a full asynchronous interface within a memory hub device
US7930469B2 (en) * 2008-01-24 2011-04-19 International Business Machines Corporation System to provide memory system power reduction without reducing overall memory system performance
US7770077B2 (en) * 2008-01-24 2010-08-03 International Business Machines Corporation Using cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem
US8140936B2 (en) * 2008-01-24 2012-03-20 International Business Machines Corporation System for a combined error correction code and cyclic redundancy check code for a memory channel
US7930470B2 (en) * 2008-01-24 2011-04-19 International Business Machines Corporation System to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller
US8516185B2 (en) 2009-07-16 2013-08-20 Netlist, Inc. System and method utilizing distributed byte-wise buffers on a memory module
US8787060B2 (en) 2010-11-03 2014-07-22 Netlist, Inc. Method and apparatus for optimizing driver load in a memory package
US8154901B1 (en) 2008-04-14 2012-04-10 Netlist, Inc. Circuit providing load isolation and noise reduction
CN102016809A (en) * 2008-04-22 2011-04-13 松下电器产业株式会社 Memory controller, memory system, semiconductor integrated circuit, and memory control method
US20090300278A1 (en) * 2008-05-29 2009-12-03 Advanced Micro Devices, Inc. Embedded Programmable Component for Memory Device Training
US8106520B2 (en) 2008-09-11 2012-01-31 Micron Technology, Inc. Signal delivery in stacked device
US7872936B2 (en) * 2008-09-17 2011-01-18 Qimonda Ag System and method for packaged memory
US7957216B2 (en) * 2008-09-30 2011-06-07 Intel Corporation Common memory device for variable device width and scalable pre-fetch and page size
JP5419431B2 (en) 2008-11-28 2014-02-19 ルネサスエレクトロニクス株式会社 Semiconductor memory device
US8368112B2 (en) * 2009-01-14 2013-02-05 Cree Huizhou Opto Limited Aligned multiple emitter package
US8572320B1 (en) 2009-01-23 2013-10-29 Cypress Semiconductor Corporation Memory devices and systems including cache devices for memory modules
US8725983B2 (en) 2009-01-23 2014-05-13 Cypress Semiconductor Corporation Memory devices and systems including multi-speed access of memory modules
US9105323B2 (en) * 2009-01-23 2015-08-11 Micron Technology, Inc. Memory device power managers and methods
US8751860B2 (en) * 2009-06-03 2014-06-10 Micron Technology, Inc. Object oriented memory in solid state devices
WO2010144624A1 (en) 2009-06-09 2010-12-16 Google Inc. Programming of dimm termination resistance values
US9128632B2 (en) 2009-07-16 2015-09-08 Netlist, Inc. Memory module with distributed data buffers and method of operation
US8626997B2 (en) * 2009-07-16 2014-01-07 Micron Technology, Inc. Phase change memory in a dual inline memory module
US8316175B2 (en) 2009-11-03 2012-11-20 Inphi Corporation High throughput flash memory system
US8966208B2 (en) * 2010-02-25 2015-02-24 Conversant Ip Management Inc. Semiconductor memory device with plural memory die and controller die
WO2011132310A1 (en) * 2010-04-23 2011-10-27 株式会社日立製作所 Information processing device and semiconductor storage device
JP5633562B2 (en) * 2010-05-27 2014-12-03 富士通株式会社 Memory system and memory interface device
IT1401754B1 (en) * 2010-08-30 2013-08-02 St Microelectronics Srl INTEGRATED ELECTRONIC DEVICE AND ITS MANUFACTURING METHOD.
IT1401755B1 (en) 2010-08-30 2013-08-02 St Microelectronics Srl INTEGRATED ELECTRONIC DEVICE WITH VERTICAL CONDUCTION AND ITS MANUFACTURING METHOD.
IT1401756B1 (en) * 2010-08-30 2013-08-02 St Microelectronics Srl INTEGRATED ELECTRONIC DEVICE WITH ON-BOARD TERMINATION STRUCTURE AND ITS MANUFACTURING METHOD.
US8582373B2 (en) 2010-08-31 2013-11-12 Micron Technology, Inc. Buffer die in stacks of memory dies and methods
KR101796116B1 (en) 2010-10-20 2017-11-10 삼성전자 주식회사 Semiconductor device, memory module and memory system having the same and operating method thereof
US9684623B2 (en) * 2011-03-17 2017-06-20 Rambus Inc. Memory system with independently adjustable core and interface data rates
US9170878B2 (en) 2011-04-11 2015-10-27 Inphi Corporation Memory buffer with data scrambling and error correction
US8687451B2 (en) 2011-07-26 2014-04-01 Inphi Corporation Power management in semiconductor memory system
WO2013032753A2 (en) * 2011-08-26 2013-03-07 The Trustees Of Columbia University In The City Of New York Systems and methods for switched-inductor integrated voltage regulators
US8564004B2 (en) 2011-11-29 2013-10-22 Cree, Inc. Complex primary optics with intermediate elements
US9158726B2 (en) 2011-12-16 2015-10-13 Inphi Corporation Self terminated dynamic random access memory
US8949473B1 (en) 2012-02-16 2015-02-03 Inphi Corporation Hybrid memory blade
US9069717B1 (en) 2012-03-06 2015-06-30 Inphi Corporation Memory parametric improvements
US9378098B2 (en) 2012-06-06 2016-06-28 Qualcomm Incorporated Methods and systems for redundant data storage in a register
US8861277B1 (en) 2012-06-26 2014-10-14 Inphi Corporation Method of using non-volatile memories for on-DIMM memory address list storage
US9647799B2 (en) 2012-10-16 2017-05-09 Inphi Corporation FEC coding identification
US9129071B2 (en) * 2012-10-24 2015-09-08 Texas Instruments Incorporated Coherence controller slot architecture allowing zero latency write commit
TWI486736B (en) * 2012-12-06 2015-06-01 Yu Sheng So Method and equipment for configuring lighting
US9281036B2 (en) * 2013-01-08 2016-03-08 Qualcomm Incorporated Memory device having an adaptable number of open rows
KR20150019268A (en) * 2013-08-13 2015-02-25 에스케이하이닉스 주식회사 Data input/output apparatus and system including the same
US9842630B2 (en) 2013-10-16 2017-12-12 Rambus Inc. Memory component with adjustable core-to-interface data rate ratio
CN111274063A (en) * 2013-11-07 2020-06-12 奈特力斯股份有限公司 Hybrid memory module and system and method for operating the same
US9135982B2 (en) * 2013-12-18 2015-09-15 Intel Corporation Techniques for accessing a dynamic random access memory array
US10185499B1 (en) 2014-01-07 2019-01-22 Rambus Inc. Near-memory compute module
US9553670B2 (en) 2014-03-03 2017-01-24 Inphi Corporation Optical module
US9874800B2 (en) 2014-08-28 2018-01-23 Inphi Corporation MZM linear driver for silicon photonics device characterized as two-channel wavelength combiner and locker
US10622522B2 (en) 2014-09-05 2020-04-14 Theodore Lowes LED packages with chips having insulated surfaces
US9325419B1 (en) 2014-11-07 2016-04-26 Inphi Corporation Wavelength control of two-channel DEMUX/MUX in silicon photonics
US9473090B2 (en) 2014-11-21 2016-10-18 Inphi Corporation Trans-impedance amplifier with replica gain control
US9553689B2 (en) 2014-12-12 2017-01-24 Inphi Corporation Temperature insensitive DEMUX/MUX in silicon photonics
US9461677B1 (en) 2015-01-08 2016-10-04 Inphi Corporation Local phase correction
US9547129B1 (en) 2015-01-21 2017-01-17 Inphi Corporation Fiber coupler for silicon photonics
US9484960B1 (en) 2015-01-21 2016-11-01 Inphi Corporation Reconfigurable FEC
US9548726B1 (en) 2015-02-13 2017-01-17 Inphi Corporation Slew-rate control and waveshape adjusted drivers for improving signal integrity on multi-loads transmission line interconnects
US9632390B1 (en) 2015-03-06 2017-04-25 Inphi Corporation Balanced Mach-Zehnder modulator
US9690494B2 (en) 2015-07-21 2017-06-27 Qualcomm Incorporated Managing concurrent access to multiple storage bank domains by multiple interfaces
US11120884B2 (en) 2015-09-30 2021-09-14 Sunrise Memory Corporation Implementing logic function and generating analog signals using NOR memory strings
US9842651B2 (en) 2015-11-25 2017-12-12 Sunrise Memory Corporation Three-dimensional vertical NOR flash thin film transistor strings
US9892800B2 (en) 2015-09-30 2018-02-13 Sunrise Memory Corporation Multi-gate NOR flash thin-film transistor strings arranged in stacked horizontal active strips with vertical control gates
US10818638B2 (en) * 2015-11-30 2020-10-27 Pezy Computing K.K. Die and package
US9847839B2 (en) 2016-03-04 2017-12-19 Inphi Corporation PAM4 transceivers for high-speed communication
US10679722B2 (en) 2016-08-26 2020-06-09 Sandisk Technologies Llc Storage system with several integrated components and method for use therewith
KR20180064734A (en) * 2016-12-06 2018-06-15 삼성전자주식회사 Semiconductor memory device and memory module having the same
KR20180079811A (en) 2017-01-02 2018-07-11 삼성전자주식회사 Method of reconfiguring DQ pad of memory device and DQ pad reconfigurable memory device
US11527510B2 (en) * 2017-06-16 2022-12-13 Micron Technology, Inc. Finer grain dynamic random access memory
US10692874B2 (en) 2017-06-20 2020-06-23 Sunrise Memory Corporation 3-dimensional NOR string arrays in segmented stacks
US10608008B2 (en) 2017-06-20 2020-03-31 Sunrise Memory Corporation 3-dimensional nor strings with segmented shared source regions
CN111033625B (en) 2017-06-20 2024-02-06 日升存储公司 Three-dimensional NOR memory array architecture and method of fabrication
KR102482896B1 (en) 2017-12-28 2022-12-30 삼성전자주식회사 Memory device including heterogeneous volatile memory chips and electronic device including the same
KR102483476B1 (en) * 2018-04-03 2023-01-03 에스케이하이닉스 주식회사 Semiconductor memory apparatus supporting repair with data I/O terminal as a unit and method of repairing the semiconductor memory apparatus
CN108665916A (en) * 2018-04-09 2018-10-16 烽火通信科技股份有限公司 A kind of memory modules and its implementation of Android embedded devices
KR20190124914A (en) 2018-04-27 2019-11-06 삼성전자주식회사 Dynamic random access memory device and memory system having the same
CN108804315B (en) * 2018-05-23 2022-03-11 北京五八信息技术有限公司 Test method and device applied to dynamic development, electronic equipment and storage medium
TWI713195B (en) 2018-09-24 2020-12-11 美商森恩萊斯記憶體公司 Wafer bonding in fabrication of 3-dimensional nor memory circuits and integrated circuit formed therefrom
US10871906B2 (en) 2018-09-28 2020-12-22 Intel Corporation Periphery shoreline augmentation for integrated circuits
US10483978B1 (en) * 2018-10-16 2019-11-19 Micron Technology, Inc. Memory device processing
US11670620B2 (en) 2019-01-30 2023-06-06 Sunrise Memory Corporation Device with embedded high-bandwidth, high-capacity memory using wafer bonding
US11164847B2 (en) 2019-12-03 2021-11-02 Intel Corporation Methods and apparatus for managing thermal behavior in multichip packages
WO2021127218A1 (en) 2019-12-19 2021-06-24 Sunrise Memory Corporation Process for preparing a channel region of a thin-film transistor
CN115413367A (en) 2020-02-07 2022-11-29 日升存储公司 High capacity memory circuit with low effective delay
WO2021173209A1 (en) * 2020-02-24 2021-09-02 Sunrise Memory Corporation High capacity memory module including wafer-section memory circuit
WO2022108848A1 (en) 2020-11-17 2022-05-27 Sunrise Memory Corporation Methods for reducing disturb errors by refreshing data alongside programming or erase operations
US11848056B2 (en) 2020-12-08 2023-12-19 Sunrise Memory Corporation Quasi-volatile memory with enhanced sense amplifier operation
TW202310429A (en) 2021-07-16 2023-03-01 美商日升存儲公司 3-dimensional memory string array of thin-film ferroelectric transistors

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5838165A (en) * 1996-08-21 1998-11-17 Chatter; Mukesh High performance self modifying on-the-fly alterable logic FPGA, architecture and method
US6338108B1 (en) * 1997-04-15 2002-01-08 Nec Corporation Coprocessor-integrated packet-type memory LSI, packet-type memory/coprocessor bus, and control method thereof
US6510097B2 (en) * 2001-02-15 2003-01-21 Oki Electric Industry Co., Ltd. DRAM interface circuit providing continuous access across row boundaries

Family Cites Families (354)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3800292A (en) * 1972-10-05 1974-03-26 Honeywell Inf Systems Variable masking for segmented memory
US4069452A (en) * 1976-09-15 1978-01-17 Dana Laboratories, Inc. Apparatus for automatically detecting values of periodically time varying signals
IT1109655B (en) 1978-06-28 1985-12-23 Cselt Centro Studi Lab Telecom SOLID STATE GROUND MEMORY ORGANIZED WITH SELF-CORRECTIVE BIT AND RECONFIGURABLE FOR A REGISTERED PROGRAM CONTROL SYSTEM
US4334307A (en) * 1979-12-28 1982-06-08 Honeywell Information Systems Inc. Data processing system with self testing and configuration mapping capability
US4323965A (en) * 1980-01-08 1982-04-06 Honeywell Information Systems Inc. Sequential chip select decode apparatus and method
US4646128A (en) * 1980-09-16 1987-02-24 Irvine Sensors Corporation High-density electronic processing package--structure and fabrication
US4525921A (en) 1981-07-13 1985-07-02 Irvine Sensors Corporation High-density electronic processing package-structure and fabrication
US4566082A (en) * 1983-03-23 1986-01-21 Tektronix, Inc. Memory pack addressing system
JPS59200327A (en) 1983-04-26 1984-11-13 Nec Corp Control system of peripheral device
US4592019A (en) 1983-08-31 1986-05-27 At&T Bell Laboratories Bus oriented LIFO/FIFO memory
US4698748A (en) 1983-10-07 1987-10-06 Essex Group, Inc. Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivity
US4780843A (en) 1983-11-07 1988-10-25 Motorola, Inc. Wait mode power reduction system and method for data processor
KR890004820B1 (en) 1984-03-28 1989-11-27 인터내셔널 비지네스 머신즈 코포레이션 Stacked double density memory module using industry standard memory chips
DE3630835C2 (en) 1985-09-11 1995-03-16 Pilkington Micro Electronics Integrated semiconductor circuit arrangements and systems
US4794597A (en) 1986-03-28 1988-12-27 Mitsubishi Denki Kabushiki Kaisha Memory device equipped with a RAS circuit
US4710903A (en) 1986-03-31 1987-12-01 Wang Laboratories, Inc. Pseudo-static memory subsystem
US4862347A (en) 1986-04-22 1989-08-29 International Business Machine Corporation System for simulating memory arrays in a logic simulation machine
US4706166A (en) 1986-04-25 1987-11-10 Irvine Sensors Corporation High-density electronic modules--process and product
JPS63163912A (en) * 1986-12-26 1988-07-07 Toshiba Corp Microcomputer system
US4764846A (en) 1987-01-05 1988-08-16 Irvine Sensors Corporation High density electronic package comprising stacked sub-modules
US4922451A (en) * 1987-03-23 1990-05-01 International Business Machines Corporation Memory re-mapping in a microcomputer system
US4888687A (en) 1987-05-04 1989-12-19 Prime Computer, Inc. Memory control system
KR970003915B1 (en) * 1987-06-24 1997-03-22 미다 가쓰시게 Semiconductor device and the use memory module
US5025364A (en) * 1987-06-29 1991-06-18 Hewlett-Packard Company Microprocessor emulation system with memory mapping using variable definition and addressing of memory space
JPS6484496A (en) * 1987-09-26 1989-03-29 Mitsubishi Electric Corp Semiconductor memory
US4983533A (en) * 1987-10-28 1991-01-08 Irvine Sensors Corporation High-density electronic modules - process and product
US4937791A (en) * 1988-06-02 1990-06-26 The California Institute Of Technology High performance dynamic ram interface
US4899107A (en) * 1988-09-30 1990-02-06 Micron Technology, Inc. Discrete die burn-in for nonpackaged die
US4956694A (en) 1988-11-04 1990-09-11 Dense-Pac Microsystems, Inc. Integrated circuit chip stacking
US5104820A (en) * 1989-07-07 1992-04-14 Irvine Sensors Corporation Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting
US5907512A (en) 1989-08-14 1999-05-25 Micron Technology, Inc. Mask write enablement for memory devices which permits selective masked enablement of plural segments
US5453434A (en) 1989-11-13 1995-09-26 Allergan, Inc. N-substituted derivatives of 3R,4R-ethyl-[(1-methyl-1H-imidazol-5-yl)methyl]-2-pyrrolidone
US5995443A (en) 1990-04-18 1999-11-30 Rambus Inc. Synchronous memory device
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Integrated circuit i/o using a high performance bus interface
US5252807A (en) 1990-07-02 1993-10-12 George Chizinsky Heated plate rapid thermal processor
US5544347A (en) * 1990-09-24 1996-08-06 Emc Corporation Data storage system controlled remote data mirroring with respectively maintained data indices
JPH04230508A (en) * 1990-10-29 1992-08-19 Internatl Business Mach Corp <Ibm> Apparatus and method for controlling electric power with page arrangment control
US5257233A (en) * 1990-10-31 1993-10-26 Micron Technology, Inc. Low power memory module using restricted RAM activation
JPH0511876A (en) 1990-12-25 1993-01-22 Mitsubishi Electric Corp Digital circuit device
US5278796A (en) * 1991-04-12 1994-01-11 Micron Technology, Inc. Temperature-dependent DRAM refresh circuit
DE69226150T2 (en) * 1991-11-05 1999-02-18 Hsu Fu Chieh Redundancy architecture for circuit module
US5309324A (en) * 1991-11-26 1994-05-03 Herandez Jorge M Device for interconnecting integrated circuit packages to circuit boards
JPH05298134A (en) * 1991-12-16 1993-11-12 Internatl Business Mach Corp <Ibm> Method and mechanism for processing of processing error in computer system
US5559990A (en) 1992-02-14 1996-09-24 Advanced Micro Devices, Inc. Memories with burst mode access
GB2264794B (en) * 1992-03-06 1995-09-20 Intel Corp Method and apparatus for automatic power management in a high integration floppy disk controller
US5282177A (en) 1992-04-08 1994-01-25 Micron Technology, Inc. Multiple register block write method and circuit for video DRAMs
US5384745A (en) * 1992-04-27 1995-01-24 Mitsubishi Denki Kabushiki Kaisha Synchronous semiconductor memory device
US5629876A (en) * 1992-07-10 1997-05-13 Lsi Logic Corporation Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASIC
JPH06194415A (en) * 1992-09-30 1994-07-15 American Teleph & Telegr Co <Att> Method and device for testing logic circuit
US5519832A (en) * 1992-11-13 1996-05-21 Digital Equipment Corporation Method and apparatus for displaying module diagnostic results
US5347428A (en) 1992-12-03 1994-09-13 Irvine Sensors Corporation Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip
US5644161A (en) 1993-03-29 1997-07-01 Staktek Corporation Ultra-high density warp-resistant memory module
EP0695494B1 (en) 1993-04-23 2001-02-14 Irvine Sensors Corporation Electronic module comprising a stack of ic chips
DE69432634D1 (en) 1993-08-13 2003-06-12 Irvine Sensors Corp IC STACK AS REPLACEMENT FOR INDIVIDUAL IC
JP3304531B2 (en) * 1993-08-24 2002-07-22 富士通株式会社 Semiconductor storage device
US5502667A (en) * 1993-09-13 1996-03-26 International Business Machines Corporation Integrated multichip memory module structure
US5561622A (en) 1993-09-13 1996-10-01 International Business Machines Corporation Integrated memory cube structure
US5467455A (en) 1993-11-03 1995-11-14 Motorola, Inc. Data processing system and method for performing dynamic bus termination
US5677291A (en) 1993-12-10 1997-10-14 Hoechst Marion Roussel, Inc. Method of lowering serum cholesterol levels with 2,6-di-alkyl-4-silyl-phenols
US5502333A (en) * 1994-03-30 1996-03-26 International Business Machines Corporation Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US5448511A (en) 1994-06-01 1995-09-05 Storage Technology Corporation Memory stack with an integrated interconnect and mounting structure
JP3304893B2 (en) 1994-06-28 2002-07-22 日本電気株式会社 Memory selection circuit and semiconductor memory device
US5530836A (en) 1994-08-12 1996-06-25 International Business Machines Corporation Method and apparatus for multiple memory bank selection
US5798961A (en) 1994-08-23 1998-08-25 Emc Corporation Non-volatile memory module
US5796673A (en) * 1994-10-06 1998-08-18 Mosaid Technologies Incorporated Delay locked loop implementation in a synchronous dynamic random access memory
US6047073A (en) * 1994-11-02 2000-04-04 Advanced Micro Devices, Inc. Digital wavetable audio synthesizer with delay-based effects processing
US5513135A (en) * 1994-12-02 1996-04-30 International Business Machines Corporation Synchronous memory packaged in single/dual in-line memory module and method of fabrication
US5606710A (en) * 1994-12-20 1997-02-25 National Semiconductor Corporation Multiple chip package processor having feed through paths on one die
US6421754B1 (en) 1994-12-22 2002-07-16 Texas Instruments Incorporated System management mode circuits, systems and methods
US5721859A (en) * 1994-12-23 1998-02-24 Micron Technology, Inc. Counter control circuit in a burst memory
US5729503A (en) 1994-12-23 1998-03-17 Micron Technology, Inc. Address transition detection on a synchronous design
US5682354A (en) 1995-11-06 1997-10-28 Micron Technology, Inc. CAS recognition in burst extended data out DRAM
US5598376A (en) 1994-12-23 1997-01-28 Micron Technology, Inc. Distributed write data drivers for burst access memories
US5640364A (en) 1994-12-23 1997-06-17 Micron Technology, Inc. Self-enabling pulse trapping circuit
US5652724A (en) 1994-12-23 1997-07-29 Micron Technology, Inc. Burst EDO memory device having pipelined output buffer
US5610864A (en) 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US5668773A (en) 1994-12-23 1997-09-16 Micron Technology, Inc. Synchronous burst extended data out DRAM
US5675549A (en) 1994-12-23 1997-10-07 Micron Technology, Inc. Burst EDO memory device address counter
US5526320A (en) 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device
US5717654A (en) 1995-02-10 1998-02-10 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US5807791A (en) 1995-02-22 1998-09-15 International Business Machines Corporation Methods for fabricating multichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodes
US5608262A (en) * 1995-02-24 1997-03-04 Lucent Technologies Inc. Packaging multi-chip modules without wire-bond interconnection
US5901105A (en) 1995-04-05 1999-05-04 Ong; Adrian E Dynamic random access memory having decoding circuitry for partial memory blocks
US5692121A (en) 1995-04-14 1997-11-25 International Business Machines Corporation Recovery unit for mirrored processors
IN188196B (en) 1995-05-15 2002-08-31 Silicon Graphics Inc
US5850368A (en) 1995-06-01 1998-12-15 Micron Technology, Inc. Burst EDO memory address counter
US5860106A (en) * 1995-07-13 1999-01-12 Intel Corporation Method and apparatus for dynamically adjusting power/performance characteristics of a memory subsystem
US5752045A (en) 1995-07-14 1998-05-12 United Microelectronics Corporation Power conservation in synchronous SRAM cache memory blocks of a computer system
JP2701802B2 (en) 1995-07-17 1998-01-21 日本電気株式会社 Printed circuit board for bare chip mounting
FR2737592B1 (en) * 1995-08-03 1997-10-17 Sgs Thomson Microelectronics HDLC CIRCUIT WITH SHARED INTERNAL BUS
FR2737591B1 (en) 1995-08-03 1997-10-17 Sgs Thomson Microelectronics DEVICE FOR ORGANIZING ACCESS TO A MEMORY BUS
US5724288A (en) * 1995-08-30 1998-03-03 Micron Technology, Inc. Data communication for memory
US5924111A (en) 1995-10-17 1999-07-13 Huang; Chu-Kai Method and system for interleaving data in multiple memory bank partitions
US5748914A (en) 1995-10-19 1998-05-05 Rambus, Inc. Protocol for communication with dynamic memory
US5590071A (en) 1995-11-16 1996-12-31 International Business Machines Corporation Method and apparatus for emulating a high capacity DRAM
US5604714A (en) 1995-11-30 1997-02-18 Micron Technology, Inc. DRAM having multiple column address strobe operation
US5729504A (en) 1995-12-14 1998-03-17 Micron Technology, Inc. Continuous burst edo memory device
KR970051229A (en) 1995-12-22 1997-07-29 김광호 Semiconductor memory device using asynchronous generation signal
US5692202A (en) * 1995-12-29 1997-11-25 Intel Corporation System, apparatus, and method for managing power in a computer system
US5966724A (en) 1996-01-11 1999-10-12 Micron Technology, Inc. Synchronous memory device with dual page and burst mode operations
US5627791A (en) 1996-02-16 1997-05-06 Micron Technology, Inc. Multiple bank memory with auto refresh to specified bank
US5680342A (en) 1996-04-10 1997-10-21 International Business Machines Corporation Memory module package with address bus buffering
US6001671A (en) 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
US5661677A (en) 1996-05-15 1997-08-26 Micron Electronics, Inc. Circuit and method for on-board programming of PRD Serial EEPROMS
US5802395A (en) 1996-07-08 1998-09-01 International Business Machines Corporation High density memory modules with improved data bus performance
KR100202021B1 (en) 1996-09-30 1999-06-15 전주범 Device for clamping an optical disk player
US5787457A (en) 1996-10-18 1998-07-28 International Business Machines Corporation Cached synchronous DRAM architecture allowing concurrent DRAM operations
US5917758A (en) 1996-11-04 1999-06-29 Micron Technology, Inc. Adjustable output driver circuit
US5949254A (en) 1996-11-26 1999-09-07 Micron Technology, Inc. Adjustable output driver circuit
US5923611A (en) 1996-12-20 1999-07-13 Micron Technology, Inc. Memory having a plurality of external clock signal inputs
KR100231605B1 (en) 1996-12-31 1999-11-15 김영환 Apparatus of reduced power consumption for semiconductor memory device
US5838177A (en) 1997-01-06 1998-11-17 Micron Technology, Inc. Adjustable output driver circuit having parallel pull-up and pull-down elements
US6708144B1 (en) * 1997-01-27 2004-03-16 Unisys Corporation Spreadsheet driven I/O buffer synthesis process
US5953263A (en) 1997-02-10 1999-09-14 Rambus Inc. Synchronous memory device having a programmable register and method of controlling same
US5870347A (en) * 1997-03-11 1999-02-09 Micron Technology, Inc. Multi-bank memory input/output line selection
EP0931290A1 (en) * 1997-03-21 1999-07-28 International Business Machines Corporation Address mapping for system memory
KR100253282B1 (en) 1997-04-01 2000-05-01 김영환 Auto power down circuit of memory device
JP2964983B2 (en) 1997-04-02 1999-10-18 日本電気株式会社 Three-dimensional memory module and semiconductor device using the same
JP3504104B2 (en) * 1997-04-03 2004-03-08 富士通株式会社 Synchronous DRAM
US5915167A (en) * 1997-04-04 1999-06-22 Elm Technology Corporation Three dimensional structure memory
US5903500A (en) 1997-04-11 1999-05-11 Intel Corporation 1.8 volt output buffer on flash memories
US5870350A (en) * 1997-05-21 1999-02-09 International Business Machines Corporation High performance, high bandwidth memory bus architecture utilizing SDRAMs
US5875142A (en) * 1997-06-17 1999-02-23 Micron Technology, Inc. Integrated circuit with temperature detector
JPH1125678A (en) * 1997-06-27 1999-01-29 Samsung Electron Co Ltd Output driver and semiconductor storage
US5995424A (en) 1997-07-16 1999-11-30 Tanisys Technology, Inc. Synchronous memory test system
US5963429A (en) 1997-08-20 1999-10-05 Sulzer Intermedics Inc. Printed circuit substrate with cavities for encapsulating integrated circuits
WO1999019874A1 (en) * 1997-10-10 1999-04-22 Rambus Incorporated Power control system for synchronous memory device
US6226709B1 (en) * 1997-10-24 2001-05-01 Compaq Computer Corporation Memory refresh control system
KR100252048B1 (en) * 1997-11-18 2000-05-01 윤종용 Data masking circuit and its method for semiconductor memory device
US5953215A (en) 1997-12-01 1999-09-14 Karabatsos; Chris Apparatus and method for improving computer memory speed and capacity
US5835435A (en) 1997-12-02 1998-11-10 Intel Corporation Method and apparatus for dynamically placing portions of a memory in a reduced power consumtion state
US20040236877A1 (en) 1997-12-17 2004-11-25 Lee A. Burton Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)
US5956233A (en) 1997-12-19 1999-09-21 Texas Instruments Incorporated High density single inline memory module
JP3335898B2 (en) 1998-01-08 2002-10-21 株式会社東芝 Private branch exchange system and its private branch exchange.
US6222739B1 (en) * 1998-01-20 2001-04-24 Viking Components High-density computer module with stacked parallel-plane packaging
US6742098B1 (en) * 2000-10-03 2004-05-25 Intel Corporation Dual-port buffer-to-memory interface
US5963464A (en) 1998-02-26 1999-10-05 International Business Machines Corporation Stackable memory card
US6154821A (en) 1998-03-10 2000-11-28 Rambus Inc. Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
JP3285815B2 (en) 1998-03-12 2002-05-27 松下電器産業株式会社 Lead frame, resin-encapsulated semiconductor device and method of manufacturing the same
US6233650B1 (en) * 1998-04-01 2001-05-15 Intel Corporation Using FET switches for large memory arrays
JP4017248B2 (en) * 1998-04-10 2007-12-05 株式会社日立製作所 Semiconductor device
US6512392B2 (en) * 1998-04-17 2003-01-28 International Business Machines Corporation Method for testing semiconductor devices
US6016282A (en) * 1998-05-28 2000-01-18 Micron Technology, Inc. Clock vernier adjustment
US6199151B1 (en) * 1998-06-05 2001-03-06 Intel Corporation Apparatus and method for storing a device row indicator for use in a subsequent page-miss memory cycle
JPH11353228A (en) * 1998-06-10 1999-12-24 Mitsubishi Electric Corp Memory module system
JP3109479B2 (en) 1998-06-12 2000-11-13 日本電気株式会社 Heat radiator and memory module equipped with heat radiator
US6557071B2 (en) 1998-06-22 2003-04-29 Intel Corporation Memory system including a memory controller having a data strobe generator and method for accesing a memory using a data storage
US6510503B2 (en) * 1998-07-27 2003-01-21 Mosaid Technologies Incorporated High bandwidth memory interface
US6910152B2 (en) * 1998-08-28 2005-06-21 Micron Technology, Inc. Device and method for repairing a semiconductor memory
JP4156721B2 (en) * 1998-09-18 2008-09-24 富士通株式会社 Semiconductor integrated circuit device
US6526471B1 (en) * 1998-09-18 2003-02-25 Digeo, Inc. Method and apparatus for a high-speed memory subsystem
US6668242B1 (en) 1998-09-25 2003-12-23 Infineon Technologies North America Corp. Emulator chip package that plugs directly into the target system
US6587912B2 (en) * 1998-09-30 2003-07-01 Intel Corporation Method and apparatus for implementing multiple memory buses on a memory module
US6438670B1 (en) 1998-10-02 2002-08-20 International Business Machines Corporation Memory controller with programmable delay counter for tuning performance based on timing parameter of controlled memory storage device
US6038673A (en) * 1998-11-03 2000-03-14 Intel Corporation Computer system with power management scheme for DRAM devices
US6044032A (en) * 1998-12-03 2000-03-28 Micron Technology, Inc. Addressing scheme for a double data rate SDRAM
KR100355226B1 (en) * 1999-01-12 2002-10-11 삼성전자 주식회사 DRAM performable selectively self-refresh operation for memory bank
US6324071B2 (en) * 1999-01-14 2001-11-27 Micron Technology, Inc. Stacked printed circuit board memory module
WO2000052889A1 (en) 1999-03-05 2000-09-08 Allayer Technologies Corporation Packet switching fabric having a segmented ring with token based resource control protocol and output queuing control
US6389514B1 (en) * 1999-03-25 2002-05-14 Hewlett-Packard Company Method and computer system for speculatively closing pages in memory
KR100287190B1 (en) * 1999-04-07 2001-04-16 윤종용 Memory module system connecting a selected memory module with data line &data input/output method for the same
US6625692B1 (en) 1999-04-14 2003-09-23 Micron Technology, Inc. Integrated semiconductor memory chip with presence detect data capability
US6341347B1 (en) * 1999-05-11 2002-01-22 Sun Microsystems, Inc. Thread switch logic in a multiple-thread processor
US7243185B2 (en) 2004-04-05 2007-07-10 Super Talent Electronics, Inc. Flash memory system with a high-speed flash controller
US6336174B1 (en) * 1999-08-09 2002-01-01 Maxtor Corporation Hardware assisted memory backup system and method
KR100344927B1 (en) * 1999-09-27 2002-07-19 삼성전자 주식회사 Stack package and method for manufacturing the same
US6166991A (en) * 1999-11-03 2000-12-26 Cypress Semiconductor Corp. Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit
US6683372B1 (en) * 1999-11-18 2004-01-27 Sun Microsystems, Inc. Memory expansion module with stacked memory packages and a serial storage unit
TW451193B (en) * 1999-11-30 2001-08-21 Via Tech Inc A method to determine the timing setting value of dynamic random access memory
US6502161B1 (en) * 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US7363422B2 (en) * 2000-01-05 2008-04-22 Rambus Inc. Configurable width buffered module
US7017002B2 (en) * 2000-01-05 2006-03-21 Rambus, Inc. System featuring a master device, a buffer device and a plurality of integrated circuit memory devices
US6621760B1 (en) * 2000-01-13 2003-09-16 Intel Corporation Method, apparatus, and system for high speed data transfer using source synchronous data strobe
US6766469B2 (en) 2000-01-25 2004-07-20 Hewlett-Packard Development Company, L.P. Hot-replace of memory
US6522018B1 (en) * 2000-05-16 2003-02-18 Micron Technology, Inc. Ball grid array chip packages having improved testing and stacking characteristics
US6466491B2 (en) 2000-05-19 2002-10-15 Fujitsu Limited Memory system and memory controller with reliable data latch operation
JP2001338489A (en) * 2000-05-24 2001-12-07 Mitsubishi Electric Corp Semiconductor device
US6356105B1 (en) * 2000-06-28 2002-03-12 Intel Corporation Impedance control system for a center tapped termination bus
DE10030994A1 (en) * 2000-06-30 2002-01-17 Infineon Technologies Ag Semiconductor chip
US7104804B2 (en) * 2000-07-03 2006-09-12 Advanced Interconnect Solutions Method and apparatus for memory module circuit interconnection
US20020004897A1 (en) * 2000-07-05 2002-01-10 Min-Cheng Kao Data processing apparatus for executing multiple instruction sets
US6523089B2 (en) * 2000-07-19 2003-02-18 Rambus Inc. Memory controller with power management logic
FR2812417A1 (en) 2000-07-27 2002-02-01 St Microelectronics Sa DSP PROCESSOR WITH PARALLEL ARCHITECTURE
US6445591B1 (en) 2000-08-10 2002-09-03 Nortel Networks Limited Multilayer circuit board
US6356500B1 (en) * 2000-08-23 2002-03-12 Micron Technology, Inc. Reduced power DRAM device and method
TW473965B (en) * 2000-09-04 2002-01-21 Siliconware Precision Industries Co Ltd Thin type semiconductor device and the manufacturing method thereof
US6487102B1 (en) * 2000-09-18 2002-11-26 Intel Corporation Memory module having buffer for isolating stacked memory devices
US6553450B1 (en) * 2000-09-18 2003-04-22 Intel Corporation Buffer to multiply memory interface
US6862653B1 (en) * 2000-09-18 2005-03-01 Intel Corporation System and method for controlling data flow direction in a memory system
US6349050B1 (en) * 2000-10-10 2002-02-19 Rambus, Inc. Methods and systems for reducing heat flux in memory systems
JP2002151648A (en) * 2000-11-07 2002-05-24 Mitsubishi Electric Corp Semiconductor module
JP2002157883A (en) * 2000-11-20 2002-05-31 Fujitsu Ltd Synchronous semiconductor device and latch method for input signal in synchronous semiconductor device
US6484273B1 (en) * 2000-11-29 2002-11-19 Lsi Logic Corporation Integrated EJTAG external bus interface
US6954463B1 (en) 2000-12-11 2005-10-11 Cisco Technology, Inc. Distributed packet processing architecture for network access servers
JP2002197878A (en) * 2000-12-26 2002-07-12 Hitachi Ltd Semiconductor device and data processing system
US7058732B1 (en) * 2001-02-06 2006-06-06 Cypress Semiconductor Corporation Method and apparatus for automatic detection of a serial peripheral interface (SPI) device memory size
US6526757B2 (en) * 2001-02-13 2003-03-04 Robin Mackay Multi pressure mode gas turbine
JP3436253B2 (en) * 2001-03-01 2003-08-11 松下電器産業株式会社 Resin-sealed semiconductor device and method of manufacturing the same
JP3436254B2 (en) * 2001-03-01 2003-08-11 松下電器産業株式会社 Lead frame and manufacturing method thereof
US6631456B2 (en) 2001-03-06 2003-10-07 Lance Leighnor Hypercache RAM based disk emulation and method
TW588235B (en) * 2001-04-02 2004-05-21 Via Tech Inc Motherboard with less power consumption
US6964005B2 (en) * 2001-06-08 2005-11-08 Broadcom Corporation System and method for interleaving data in a communication device
US6914786B1 (en) 2001-06-14 2005-07-05 Lsi Logic Corporation Converter device
US6535387B2 (en) * 2001-06-28 2003-03-18 Intel Corporation Heat transfer apparatus
DE10131939B4 (en) * 2001-07-02 2014-12-11 Qimonda Ag Electronic circuit board with a plurality of housing-type housing semiconductor memories
US6438057B1 (en) 2001-07-06 2002-08-20 Infineon Technologies Ag DRAM refresh timing adjustment device, system and method
FR2827682B1 (en) * 2001-07-20 2004-04-02 Gemplus Card Int PRESSURE REGULATION BY TRANSFER OF A CALIBRATED GAS VOLUME
KR100417858B1 (en) * 2001-07-27 2004-02-05 주식회사 하이닉스반도체 Low power type rambus dram
TW564432B (en) * 2001-07-31 2003-12-01 Infineon Technologies Ag Fuse programmable I/O organization
JP2003045179A (en) * 2001-08-01 2003-02-14 Mitsubishi Electric Corp Semiconductor device and semiconductor memory module using the same
US20030041295A1 (en) * 2001-08-24 2003-02-27 Chien-Tzu Hou Method of defects recovery and status display of dram
US6820169B2 (en) * 2001-09-25 2004-11-16 Intel Corporation Memory control with lookahead power management
US6785793B2 (en) * 2001-09-27 2004-08-31 Intel Corporation Method and apparatus for memory access scheduling to reduce memory access latency
US6684292B2 (en) * 2001-09-28 2004-01-27 Hewlett-Packard Development Company, L.P. Memory module resync
TW533413B (en) * 2001-10-11 2003-05-21 Cascade Semiconductor Corp Asynchronous hidden refresh of semiconductor memory
US6754132B2 (en) * 2001-10-19 2004-06-22 Samsung Electronics Co., Ltd. Devices and methods for controlling active termination resistors in a memory system
US7026708B2 (en) * 2001-10-26 2006-04-11 Staktek Group L.P. Low profile chip scale stacking system and method
WO2003036722A1 (en) 2001-10-26 2003-05-01 Fujitsu Limited Semiconductor integrated circuit device, electronic device having the circuit device packaged therein, and power consumption reducing method
US7007095B2 (en) * 2001-12-07 2006-02-28 Redback Networks Inc. Method and apparatus for unscheduled flow control in packet form
US6910092B2 (en) * 2001-12-10 2005-06-21 International Business Machines Corporation Chip to chip interface for interconnecting chips
US6714891B2 (en) * 2001-12-14 2004-03-30 Intel Corporation Method and apparatus for thermal management of a power supply to a high performance processor in a computer system
KR100406543B1 (en) * 2001-12-24 2003-11-20 주식회사 하이닉스반도체 Pipe-latch control circuit in synchronous memory
CA2366397A1 (en) 2001-12-31 2003-06-30 Tropic Networks Inc. An interface for data transfer between integrated circuits
US6751113B2 (en) * 2002-03-07 2004-06-15 Netlist, Inc. Arrangement of integrated circuits in a memory module
US6707756B2 (en) * 2002-03-12 2004-03-16 Smart Modular Technologies, Inc. System and method for translation of SDRAM and DDR signals
US6545895B1 (en) * 2002-04-22 2003-04-08 High Connection Density, Inc. High capacity SDRAM memory module with stacked printed circuit boards
US7028215B2 (en) * 2002-05-03 2006-04-11 Hewlett-Packard Development Company, L.P. Hot mirroring in a computer system with redundant memory subsystems
US7573136B2 (en) 2002-06-27 2009-08-11 Micron Technology, Inc. Semiconductor device assemblies and packages including multiple semiconductor device components
US6906407B2 (en) * 2002-07-09 2005-06-14 Lucent Technologies Inc. Field programmable gate array assembly
US7010736B1 (en) * 2002-07-22 2006-03-07 Advanced Micro Devices, Inc. Address sequencer within BIST (Built-in-Self-Test) system
US6631086B1 (en) * 2002-07-22 2003-10-07 Advanced Micro Devices, Inc. On-chip repair of defective address of core flash memory cells
US7200711B2 (en) * 2002-08-15 2007-04-03 Network Appliance, Inc. Apparatus and method for placing memory into self-refresh state
US6851032B2 (en) * 2002-08-16 2005-02-01 Micron Technology, Inc. Latency reduction using negative clock edge and read flags
KR100468761B1 (en) * 2002-08-23 2005-01-29 삼성전자주식회사 Semiconductor memory system having memory module connected to devided system bus
US7194559B2 (en) * 2002-08-29 2007-03-20 Intel Corporation Slave I/O driver calibration using error-nulling master reference
US6713856B2 (en) * 2002-09-03 2004-03-30 Ultratera Corporation Stacked chip package with enhanced thermal conductivity
US7028234B2 (en) * 2002-09-27 2006-04-11 Infineon Technologies Ag Method of self-repairing dynamic random access memory
DE10343525B4 (en) * 2002-09-27 2011-06-16 Qimonda Ag Method for operating semiconductor components, control device for semiconductor components and arrangement for operating memory components
US6952794B2 (en) 2002-10-10 2005-10-04 Ching-Hung Lu Method, system and apparatus for scanning newly added disk drives and automatically updating RAID configuration and rebuilding RAID data
JP4229674B2 (en) * 2002-10-11 2009-02-25 Ｎｅｃエレクトロニクス株式会社 Semiconductor memory device and control method thereof
US20040083324A1 (en) * 2002-10-24 2004-04-29 Josef Rabinovitz Large array of mass data storage devices connected to a computer by a serial link
US7035150B2 (en) * 2002-10-31 2006-04-25 Infineon Technologies Ag Memory device with column select being variably delayed
CN1717662B (en) * 2002-11-28 2010-04-28 株式会社瑞萨科技 Memory module, memory system, and information device
DE10300781B4 (en) 2003-01-11 2014-02-06 Qimonda Ag Memory module, test system and method for testing one or more memory modules
US6705877B1 (en) * 2003-01-17 2004-03-16 High Connection Density, Inc. Stackable memory module with variable bandwidth
KR100468783B1 (en) 2003-02-11 2005-01-29 삼성전자주식회사 Clothespin typed apparatus for dissipating heat generated from semiconductor module
DE10309679B4 (en) * 2003-02-27 2014-05-22 Dr. Johannes Heidenhain Gmbh Scanning unit for scanning a material measure
US6847582B2 (en) * 2003-03-11 2005-01-25 Micron Technology, Inc. Low skew clock input buffer and method
US7480774B2 (en) * 2003-04-01 2009-01-20 International Business Machines Corporation Method for performing a command cancel function in a DRAM
US7234099B2 (en) 2003-04-14 2007-06-19 International Business Machines Corporation High reliability memory module with a fault tolerant address and command bus
US7444546B2 (en) * 2003-04-17 2008-10-28 Arm Limited On-board diagnostic circuit for an integrated circuit
US6968440B2 (en) 2003-05-09 2005-11-22 Hewlett-Packard Development Company, L.P. Systems and methods for processor memory allocation
US7428644B2 (en) 2003-06-20 2008-09-23 Micron Technology, Inc. System and method for selective memory module power management
DE10330811B4 (en) * 2003-07-08 2009-08-13 Qimonda Ag Semiconductor memory module
DE10330812B4 (en) * 2003-07-08 2006-07-06 Infineon Technologies Ag Semiconductor memory module
US7412588B2 (en) * 2003-07-25 2008-08-12 International Business Machines Corporation Network processor system on chip with bridge coupling protocol converting multiprocessor macro core local bus to peripheral interfaces coupled system bus
DE10334779B4 (en) * 2003-07-30 2005-09-29 Infineon Technologies Ag Semiconductor memory module
US7143236B2 (en) * 2003-07-30 2006-11-28 Hewlett-Packard Development Company, Lp. Persistent volatile memory fault tracking using entries in the non-volatile memory of a fault storage unit
KR100585099B1 (en) * 2003-08-13 2006-05-30 삼성전자주식회사 Stacked memory module and memoey system
US7210059B2 (en) * 2003-08-19 2007-04-24 Micron Technology, Inc. System and method for on-board diagnostics of memory modules
JP4450586B2 (en) * 2003-09-03 2010-04-14 株式会社ルネサステクノロジ Semiconductor integrated circuit
US7386765B2 (en) * 2003-09-29 2008-06-10 Intel Corporation Memory device having error checking and correction
US7353329B2 (en) * 2003-09-29 2008-04-01 Intel Corporation Memory buffer device integrating refresh logic
JP4386706B2 (en) * 2003-11-06 2009-12-16 富士通マイクロエレクトロニクス株式会社 Semiconductor memory device
US20050108460A1 (en) * 2003-11-14 2005-05-19 Intel Corporation Partial bank DRAM refresh
EP1692617B1 (en) * 2003-12-09 2009-04-08 THOMSON Licensing Memory controller
US7127567B2 (en) 2003-12-18 2006-10-24 Intel Corporation Performing memory RAS operations over a point-to-point interconnect
US7127566B2 (en) * 2003-12-18 2006-10-24 Intel Corporation Synchronizing memory copy operations with memory accesses
US7173863B2 (en) * 2004-03-08 2007-02-06 Sandisk Corporation Flash controller cache architecture
US20050018495A1 (en) * 2004-01-29 2005-01-27 Netlist, Inc. Arrangement of integrated circuits in a memory module
US7234081B2 (en) 2004-02-04 2007-06-19 Hewlett-Packard Development Company, L.P. Memory module with testing logic
US7723995B2 (en) * 2004-02-27 2010-05-25 Infineon Technologies Ag Test switching circuit for a high speed data interface
JP4205613B2 (en) 2004-03-01 2009-01-07 エルピーダメモリ株式会社 Semiconductor device
JP3910598B2 (en) 2004-03-04 2007-04-25 松下電器産業株式会社 Resin-sealed semiconductor device and manufacturing method thereof
US7289386B2 (en) * 2004-03-05 2007-10-30 Netlist, Inc. Memory module decoder
US7286436B2 (en) 2004-03-05 2007-10-23 Netlist, Inc. High-density memory module utilizing low-density memory components
US7532537B2 (en) 2004-03-05 2009-05-12 Netlist, Inc. Memory module with a circuit providing load isolation and memory domain translation
US6992501B2 (en) * 2004-03-15 2006-01-31 Staktek Group L.P. Reflection-control system and method
KR100558065B1 (en) 2004-03-15 2006-03-10 삼성전자주식회사 Semiconductor module with heat sink
EP1585139A1 (en) * 2004-04-08 2005-10-12 STMicroelectronics Pvt. Ltd An on-chip and at-speed tester for testing and characterization of different types of memories
KR100642414B1 (en) 2004-04-20 2006-11-03 주식회사 하이닉스반도체 Control circuit for semiconductor memory device
US7176714B1 (en) * 2004-05-27 2007-02-13 Altera Corporation Multiple data rate memory interface architecture
US7126399B1 (en) * 2004-05-27 2006-10-24 Altera Corporation Memory interface phase-shift circuitry to support multiple frequency ranges
US7079396B2 (en) 2004-06-14 2006-07-18 Sun Microsystems, Inc. Memory module cooling
US20060010339A1 (en) * 2004-06-24 2006-01-12 Klein Dean A Memory system and method having selective ECC during low power refresh
US7539800B2 (en) * 2004-07-30 2009-05-26 International Business Machines Corporation System, method and storage medium for providing segment level sparing
US7669027B2 (en) * 2004-08-19 2010-02-23 Micron Technology, Inc. Memory command delay balancing in a daisy-chained memory topology
US7126393B2 (en) * 2004-08-20 2006-10-24 Micron Technology, Inc. Delay circuit with reset-based forward path static delay
US7437497B2 (en) * 2004-08-23 2008-10-14 Apple Inc. Method and apparatus for encoding memory control signals to reduce pin count
US7289383B2 (en) * 2004-08-23 2007-10-30 Apple Inc. Reducing the number of power and ground pins required to drive address signals to memory modules
US7200062B2 (en) * 2004-08-31 2007-04-03 Micron Technology, Inc. Method and system for reducing the peak current in refreshing dynamic random access memory devices
US6965537B1 (en) * 2004-08-31 2005-11-15 Micron Technology, Inc. Memory system and method using ECC to achieve low power refresh
US7606049B2 (en) * 2004-09-03 2009-10-20 Entorian Technologies, Lp Module thermal management system and method
US7301831B2 (en) * 2004-09-15 2007-11-27 Rambus Inc. Memory systems with variable delays for write data signals
US7317250B2 (en) * 2004-09-30 2008-01-08 Kingston Technology Corporation High density memory card assembly
US7305518B2 (en) * 2004-10-20 2007-12-04 Hewlett-Packard Development Company, L.P. Method and system for dynamically adjusting DRAM refresh rate
DE102004051345B9 (en) * 2004-10-21 2014-01-02 Qimonda Ag Semiconductor device, method for inputting and / or outputting test data, and memory module
KR100564635B1 (en) * 2004-10-25 2006-03-28 삼성전자주식회사 Memory system for controlling interface timing in memory module and method thereof
US7343512B2 (en) * 2004-11-12 2008-03-11 Ati Technologies, Inc. Controlling clock rates of an integrated circuit including generating a clock rate control parameter from integrated circuit configuration
US20060112219A1 (en) * 2004-11-19 2006-05-25 Gaurav Chawla Functional partitioning method for providing modular data storage systems
US20060129740A1 (en) 2004-12-13 2006-06-15 Hermann Ruckerbauer Memory device, memory controller and method for operating the same
US20060136791A1 (en) 2004-12-16 2006-06-22 Klaus Nierle Test method, control circuit and system for reduced time combined write window and retention testing
KR100691583B1 (en) 2004-12-31 2007-03-09 학교법인 포항공과대학교 Memory system having multi terminated multi-drop bus
US20060195631A1 (en) 2005-01-31 2006-08-31 Ramasubramanian Rajamani Memory buffers for merging local data from memory modules
US7321950B2 (en) 2005-02-03 2008-01-22 International Business Machines Corporation Method and apparatus for managing write-to-read turnarounds in an early read after write memory system
US20060180926A1 (en) 2005-02-11 2006-08-17 Rambus, Inc. Heat spreader clamping mechanism for semiconductor modules
DE102005009806A1 (en) * 2005-03-03 2006-09-14 Infineon Technologies Ag Buffer component for use in e.g. dynamic random access memory module, has control unit setting control signal for activating memory chips group with consecutive address and command signals, so that signals are taken to memory chips of group
US8301938B2 (en) 2005-03-21 2012-10-30 Hewlett-Packard Development Company, L.P. Managing memory health
US7543102B2 (en) 2005-04-18 2009-06-02 University Of Maryland System and method for performing multi-rank command scheduling in DDR SDRAM memory systems
US7218566B1 (en) * 2005-04-28 2007-05-15 Network Applicance, Inc. Power management of memory via wake/sleep cycles
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8041881B2 (en) * 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8060774B2 (en) * 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US20080028136A1 (en) * 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8244971B2 (en) * 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US7609567B2 (en) 2005-06-24 2009-10-27 Metaram, Inc. System and method for simulating an aspect of a memory circuit
WO2007002324A2 (en) * 2005-06-24 2007-01-04 Metaram, Inc. An integrated memory core and memory interface circuit
US8359187B2 (en) * 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US7392338B2 (en) 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US7580312B2 (en) * 2006-07-31 2009-08-25 Metaram, Inc. Power saving system and method for use with a plurality of memory circuits
US8055833B2 (en) * 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US7590796B2 (en) 2006-07-31 2009-09-15 Metaram, Inc. System and method for power management in memory systems
US7454639B2 (en) * 2005-06-30 2008-11-18 Intel Corporation Various apparatuses and methods for reduced power states in system memory
US7441064B2 (en) 2005-07-11 2008-10-21 Via Technologies, Inc. Flexible width data protocol
US7327592B2 (en) * 2005-08-30 2008-02-05 Micron Technology, Inc. Self-identifying stacked die semiconductor components
DE112006002300B4 (en) * 2005-09-02 2013-12-19 Google, Inc. Device for stacking DRAMs
KR100704023B1 (en) * 2005-09-26 2007-04-04 삼성전자주식회사 Non volatile Semiconductor Memory Device for improving accuracy in reading out the data of selected memory cell with dummy bitline
JP4790386B2 (en) * 2005-11-18 2011-10-12 エルピーダメモリ株式会社 Stacked memory
US7409491B2 (en) 2005-12-14 2008-08-05 Sun Microsystems, Inc. System memory board subsystem using DRAM with stacked dedicated high speed point to point links
DE102006002090A1 (en) * 2006-01-17 2007-07-26 Infineon Technologies Ag Memory module radiator box for use in fully buffered dual inline memory module to remove heat produced in memory module, has even metal plate, at which memory module is provided, where metal plate at the outer edge has reinforcing element
US7411283B2 (en) 2006-02-14 2008-08-12 Sun Microsystems, Inc. Interconnect design for reducing radiated emissions
CN100482060C (en) 2006-02-22 2009-04-22 富准精密工业(深圳)有限公司 Heat radiator
US20080002447A1 (en) * 2006-06-29 2008-01-03 Smart Modular Technologies, Inc. Memory supermodule utilizing point to point serial data links
US7379361B2 (en) * 2006-07-24 2008-05-27 Kingston Technology Corp. Fully-buffered memory-module with redundant memory buffer in serializing advanced-memory buffer (AMB) for repairing DRAM
US20080025136A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. System and method for storing at least a portion of information received in association with a first operation for use in performing a second operation
US7724589B2 (en) * 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US20080028137A1 (en) * 2006-07-31 2008-01-31 Schakel Keith R Method and Apparatus For Refresh Management of Memory Modules
US20080028135A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. Multiple-component memory interface system and method
US7480147B2 (en) * 2006-10-13 2009-01-20 Dell Products L.P. Heat dissipation apparatus utilizing empty component slot
US7870459B2 (en) * 2006-10-23 2011-01-11 International Business Machines Corporation High density high reliability memory module with power gating and a fault tolerant address and command bus
TWI324736B (en) * 2006-11-01 2010-05-11 Sunplus Technology Co Ltd Searial transmission controller, searial transmission decoder and searial transmission method thereof
KR100881393B1 (en) 2006-12-28 2009-02-02 주식회사 하이닉스반도체 Semiconductor memory device with mirror function
US7711887B1 (en) * 2007-04-30 2010-05-04 Hewlett-Packard Development Company, L.P. Employing a native fully buffered dual in-line memory module protocol to write parallel protocol memory module channels
US7739441B1 (en) * 2007-04-30 2010-06-15 Hewlett-Packard Development Company, L.P. Communicating between a native fully buffered dual in-line memory module protocol and a double data rate synchronous dynamic random access memory protocol
US7996602B1 (en) * 2007-04-30 2011-08-09 Hewlett-Packard Development Company, L.P. Parallel memory device rank selection
TWI338839B (en) * 2007-06-27 2011-03-11 Etron Technology Inc Memory control system and memory data fetching method
US7633785B2 (en) * 2007-07-10 2009-12-15 Samsung Electronics Co., Ltd. Semiconductor memory device and method of generating chip enable signal thereof
US8209479B2 (en) * 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US20100005218A1 (en) * 2008-07-01 2010-01-07 International Business Machines Corporation Enhanced cascade interconnected memory system
US7894230B2 (en) * 2009-02-24 2011-02-22 Mosaid Technologies Incorporated Stacked semiconductor devices including a master device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5838165A (en) * 1996-08-21 1998-11-17 Chatter; Mukesh High performance self modifying on-the-fly alterable logic FPGA, architecture and method
US6338108B1 (en) * 1997-04-15 2002-01-08 Nec Corporation Coprocessor-integrated packet-type memory LSI, packet-type memory/coprocessor bus, and control method thereof
US6510097B2 (en) * 2001-02-15 2003-01-21 Oki Electric Industry Co., Ltd. DRAM interface circuit providing continuous access across row boundaries

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US8868829B2 (en) 2006-07-31 2014-10-21 Google Inc. Memory circuit system and method
US8972673B2 (en) 2006-07-31 2015-03-03 Google Inc. Power management of memory circuits by virtual memory simulation
US8977806B1 (en) 2006-10-05 2015-03-10 Google Inc. Hybrid memory module

Also Published As

Publication number Publication date
GB2441726A (en) 2008-03-12
WO2007002324A2 (en) 2007-01-04
JP2008544437A (en) 2008-12-04
US7515453B2 (en) 2009-04-07
US20070014168A1 (en) 2007-01-18
KR20140037283A (en) 2014-03-26
US7990746B2 (en) 2011-08-02
GB2441726B (en) 2010-08-11
DE112006001810T5 (en) 2008-08-21
KR101318116B1 (en) 2013-11-14
KR101463375B1 (en) 2014-11-18
KR20130033456A (en) 2013-04-03
US20070050530A1 (en) 2007-03-01
KR101377305B1 (en) 2014-03-25
GB0800734D0 (en) 2008-02-20
KR20080039877A (en) 2008-05-07
US20090290442A1 (en) 2009-11-26
US20110310686A1 (en) 2011-12-22

Similar Documents

Publication Publication Date Title
WO2007002324A3 (en) An integrated memory core and memory interface circuit
US6779075B2 (en) DDR and QDR converter and interface card, motherboard and memory module interface using the same
WO2008076790A3 (en) Multi-die memory device
WO2007134319A3 (en) Multi-chip package for a flash memory
WO2007038225A3 (en) A memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
WO2008131058A3 (en) Hybrid volatile and non-volatile memory device
TW200721459A (en) Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage
WO2007034481A3 (en) A nand flash memory controller exporting a nand interface
TW200737227A (en) Memory device and method having multiple address, data and command buses
TW200634843A (en) Page buffer circuit of flash memory device
WO2007095080A3 (en) Memory circuit system and method
WO2008076737A3 (en) Memory interface configurable for asynchronous and synchronous operation and for accessing storage from any clock domain
MY138620A (en) On-board diagnostic circuit for an integrated circuit
WO2012074776A3 (en) Analog memories utilizing ferroelectric capacitors
EP2211352A3 (en) Semiconductor memory circuit and control method for reading data
WO2009046114A3 (en) Two-transistor floating-body dynamic memory cell
GB2441083A (en) Identical chips with different operations in a system
TW200625324A (en) Method of testing a memory module and hub of the memory module
EP1271542A3 (en) Method and system for fast data access using a memory array
WO2006121874A3 (en) Memory device and method having a data bypass path to allow rapid testing and calibration
TW200603158A (en) System and method for a high-speed access architecture for semiconductor memory
TW200731066A (en) Memory systems with memory chips down and up
TW200612221A (en) Portable storage device with multiple interfaces
WO2008048596A3 (en) Photonic-interconnect systems for reading data from memory cells and writing data to memory integrated circuits
US8738347B2 (en) Method for extracting IBIS simulation model

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref document number: 2008518401

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1120060018108

Country of ref document: DE

ENP Entry into the national phase

Ref document number: 0800734

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20060623

WWE Wipo information: entry into national phase

Ref document number: 0800734.6

Country of ref document: GB

WWE Wipo information: entry into national phase

Ref document number: 1020087001812

Country of ref document: KR

122 Ep: pct application non-entry in european phase

Ref document number: 06773794

Country of ref document: EP

Kind code of ref document: A2

RET De translation (de og part 6b)

Ref document number: 112006001810

Country of ref document: DE

Date of ref document: 20080821

Kind code of ref document: P

WWE Wipo information: entry into national phase

Ref document number: 1020137004006

Country of ref document: KR