WO2007027416A1 - Methods of forming field effect transistors on substrates - Google Patents
Methods of forming field effect transistors on substrates Download PDFInfo
- Publication number
- WO2007027416A1 WO2007027416A1 PCT/US2006/031555 US2006031555W WO2007027416A1 WO 2007027416 A1 WO2007027416 A1 WO 2007027416A1 US 2006031555 W US2006031555 W US 2006031555W WO 2007027416 A1 WO2007027416 A1 WO 2007027416A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- dopant
- field effect
- drain regions
- effect transistor
- source
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 85
- 230000005669 field effect Effects 0.000 title claims abstract description 76
- 238000000034 method Methods 0.000 title claims abstract description 76
- 239000002019 doping agent Substances 0.000 claims abstract description 143
- 239000000463 material Substances 0.000 claims abstract description 101
- 230000004913 activation Effects 0.000 claims abstract description 33
- 238000000151 deposition Methods 0.000 claims abstract description 12
- 239000012535 impurity Substances 0.000 claims description 28
- 239000004020 conductor Substances 0.000 claims description 22
- 239000007943 implant Substances 0.000 claims description 21
- 230000002708 enhancing effect Effects 0.000 claims description 18
- 239000000203 mixture Substances 0.000 claims description 10
- 229910052751 metal Inorganic materials 0.000 claims description 7
- 239000002184 metal Substances 0.000 claims description 7
- 150000002736 metal compounds Chemical class 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 4
- 239000003989 dielectric material Substances 0.000 claims description 3
- 238000005468 ion implantation Methods 0.000 claims 1
- 150000002500 ions Chemical class 0.000 description 18
- 238000012545 processing Methods 0.000 description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 206010010144 Completed suicide Diseases 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910004200 TaSiN Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical group CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
Definitions
- This invention relates to methods of forming field effect transistors.
- circuit design sometimes fabricates the devices to be substantially horizontally oriented relative to an underlying substrate, and sometimes substantially vertically oriented.
- One common integrated circuit device is a field effect transistor. Such includes a pair of source/drain regions having a semiconductive channel region received operably therebetween. A conductive gate is received operably proximate the channel region, and is separated therefrom by a gate dielectric. Application of a suitable voltage potential to the gate enables current to flow between the source/drain regions through the channel region, with the transistor being capable of essentially functioning as a switch.
- the source/drain regions of a field effect transistor typically include semiconductive material which has been doped with a conductivity enhancing impurity of a first and/or second conductivity type. Such dopant impurity might be intrinsically provided during the fabrication of the material from which the source/drain region is fabricated, or subsequently for example by suitable gas phase diffusion or ion implanting.
- the conductivity type (n or p) of the transistor is determined/designated by the conductivity type of highest dopant concentration portion of the source/drain regions. Specifically, p-channel or PMOS devices have their source/drain highest dopant concentration of p type, and n-channel or NMOS devices have their source/drain highest dopant concentration of n type.
- the dopants as initially provided are eventually subjected to a high temperature dopant activation anneal to impart desired and necessary operating characteristics to the source/drain regions.
- some present and future generation conductive gate materials are/will be comprised of elemental-form metals, alloys of elemental metals, and conductive metal compounds. Such materials can be adversely affected by the typical temperatures and times required to achieve dopant activation by anneal.
- certain metal materials i.e., titanium, titanium nitride, molybdenum suicide, nickel suicide, titanium suicide, and cobalt suicide
- the invention includes methods of forming field effect transistors.
- the invention encompasses a method of forming a field effect transistor on a substrate, where the field effect transistor comprises a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region.
- Such implementation includes conducting a dopant activation anneal of the pair of source/drain regions prior to depositing material from which a conductive portion of the transistor gate is made.
- a method of forming a field effect transistor includes ion implanting conductivity enhancing impurity dopant into semiconductive material of a substrate to form highest dopant concentration portions of a pair of source/drain regions.
- a dopant activation anneal is conducted of the highest dopant concentration portions of the pair of source/drain regions. After the dopant activation anneal, material is deposited from which a conductive portion of the transistor gate of the transistor is made.
- a method of forming a field effect transistor includes ion implanting conductivity enhancing impurity dopant into an implant region of semiconductive material of a substrate to a highest dopant concentration for a pair of source/drain regions.
- a dopant activation anneal of the implant region is conducted. After the dopant activation anneal, an opening is etched through the implant region into semiconductive material of the substrate. Gate dielectric and conductive material of the transistor gate of the transistor are formed within the opening.
- a method of forming an n-channel field effect transistor and a p-channel field effect transistor on a substrate includes ion implanting p-type conductivity enhancing impurity dopant into semiconductive material of a substrate to form highest dopant concentration portions of a pair of source/drain regions of the p-channel field effect transistor.
- n-type conductivity enhancing impurity dopant is ion implanted into semiconductive material of the substrate to form highest dopant concentration portions of the pair of source/drain regions of the n-channel field effect transistor.
- a dopant activation anneal is simultaneously conducted of the highest dopant concentration portions of the pair of source/drain regions of each of the n-channel field effect transistor and of the p-channel field effect transistor. After the dopant activation anneal, material is deposited from which conductive portions of the transistor gates of the transistors are made.
- Fig. 1 is a diagrammatic top plan view of a semiconductor substrate in process in accordance with an aspect of the invention.
- Fig. 2 is a view of the Fig. 1 substrate taken through line 2-2 in Fig. 1.
- Fig. 3 is a view of the Fig. 1 substrate at a processing subsequent to that depicted by Fig. 1.
- Fig. 4 is a view of the Fig. 3 substrate taken through line 4-4 in Fig. 3.
- Fig. 5 is a view of the Fig. 3 substrate at a processing subsequent to that depicted by Fig. 3.
- Fig. 6 is a view of the Fig. 5 substrate taken through line 6-6 in Fig. 5.
- Fig. 7 is a view of the Fig. 5 substrate at a processing subsequent to that depicted by Fig. 5.
- Fig. 8 is a view of the Fig. 7 substrate taken through line 8-8 in Fig. 7.
- Fig. 9 is a view of the Fig. 7 substrate at a processing subsequent to that depicted by Fig. 7.
- Fig. 10 is a view of the Fig. 9 substrate taken through line 10-10 in Fig. 9.
- Fig. 11 is a view of the Fig. 9 substrate at a processing subsequent to that depicted by Fig. 9.
- Fig. 12 is a view of the Fig. 11 substrate taken through line 12-12 in Fig. 11.
- Fig. 13 is a view of the Fig. 11 substrate at a processing subsequent to that depicted by Fig. 11.
- Fig. 14 is a view of the Fig. 13 substrate taken through line 14-14 in Fig. 13.
- Fig. 15 is a view of the Fig. 13 substrate at a processing subsequent to that depicted by Fig. 13.
- Fig. 16 is a view of the Fig. 15 substrate taken through line 16-16 in Fig. 15.
- Fig. 17 is a view of the Fig. 15 substrate at a processing subsequent to that depicted by Fig. 15.
- Fig. 18 is a view of the Fig. 17 substrate taken through line 18-18 in Fig. 17.
- Fig. 19 is a view of the Fig. 17 substrate at a processing subsequent to that depicted by Fig. 17.
- Fig. 20 is a view of the Fig. 19 substrate taken through line 20-20 in Fig. 19.
- Exemplary preferred methods of forming a field effect transistor on a substrate are described with reference to Figs. 1 -20.
- the field effect transistor might be p-type or n-type.
- the field effect transistor will comprise a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region.
- An exemplary preferred embodiment method is described in forming both an n-channel field effect transistor and a p-channel field effect transistor on a substrate, although methods in accordance with the invention might be utilized to fabricate only a single conductivity type field effect transistor.
- an exemplary substrate fragment in process is indicated generally with reference numeral 10.
- Such preferably comprises a semiconductive substrate, with the depicted preferred example comprising bulk monocrystalline semiconductive material 12 (for example, silicon), although other substrates (for example, semiconductor-on-insulator substrates) are also contemplated.
- semiconductor substrate or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
- Trench isolation material 14 has been formed relative to substrate 12, for example comprising one or a combination of silicon dioxide and silicon nitride.
- semiconductive material 12 has been suitably background doped with p-type material (i.e., boron) to define a p- well 20 having a suitable dopant concentration to function as an NMOS channel.
- Trench isolation regions 14 have been fabricated to define an exemplary substrate area 16 in which an n-channel field effect transistor will be fabricated, and an area 18 in which a p-channel field effect transistor will be fabricated.
- n-channel region/area 16 has been suitably masked, for example with a photoresist layer 22. Suitable background n- type doping has occurred to form an n-well region 24 within p-channel region/area 18.
- p-type conductivity enhancing impurity dopant has been ion implanted into a first region 26 of semiconductive material 24 of the substrate to a highest dopant concentration for the pair of source/drain regions of the p-channel field effect transistor being fabricated.
- An exemplary implant material is boron, for example deposited to an exemplary dopant concentration of from 1 x 10 13 ions/cm 3 to 1 x 10 16 ions/cm 3 .
- first region 26 An exemplary thickness of implanted first region 26 is from 300 Angstroms to 500 Angstroms, with an exemplary depth for peak implant concentration being from 200 Angstroms to 400 Angstroms.
- a conductivity enhancing impurity might be provided within first region 26 by any existing or yet-to-be developed manner, including those other than ion implanting, for example by gas phase diffusion.
- first region 26 will be fabricated to comprise a pair of source/drain regions 28 of the p-channel field effect transistor being fabricated, with region 26 constituting the highest dopant concentration portions thereof and as will become apparent from the continuing discussion. Accordingly, separate portions of first region 26 will constitute the highest dopant concentration portions of source/drain regions 28.
- aspects of the invention contemplate ion implanting a conductivity modifying impurity dopant into semiconductive material 24 of the substrate to form at least one lower dopant concentration portion 30 received proximate each highest dopant concentration portion of region 26 of each source/drain region 28.
- lower dopant concentration portion 30 is depicted as being received below first region 26.
- such region might comprise one or a combination of a threshold voltage (V t ) adjust implant and a lightly doped drain (LDD) implant.
- V t threshold voltage
- LDD lightly doped drain
- An example dopant material comprises arsenic, for example implanted to concentration of from 1 x 10 12 ions/cm 3 to 1 x 10 13 ions/cm 3 .
- the lower dopant concentration portions formed proximate each highest dopant concentration portion of the field effect transistor might be of the same conductivity type as the highest dopant concentration portion, or of different conductivity types. Further if of the same conductivity type, the dopant of the lower dopant concentration portions and the dopant of the highest dopant concentration portions might be of the same or different compositions.
- p-channel region/area 18 has been masked, for example with photoresist 32, and an n-type conductivity enhancing impurity dopant has been ion implanted into a second region 34 of semiconductive material 20 of the substrate to a highest dopant concentration for the pair of source/drain regions of the n-channel field effect transistor being fabricated.
- An exemplary dopant concentration is the same as that described above for first region 26.
- An exemplary suitable n-type implant material . is arsenic, and exemplary preferred thickness and peak implant depth for second region 34 are the same as those for first region 26.
- a conductivity enhancing impurity might be provided within first region 26 by any existing or yet-to-be developed manner, including those other than ion implanting, for example by gas phase diffusion.
- second region 34 will be fabricated to comprise a pair of source/drain regions 36 of the n-channel field effect transistor being fabricated, with region 34 constituting the highest dopant concentration portions thereof and as will become apparent from the continuing discussion. Accordingly, separate portions of second region 34 will constitute the highest dopant concentration portions of source/drain regions 36.
- Figs. 7 and 8 also depict exemplary preferred ion implanting of a conductivity modifying impurity dopant into the semiconductive material of the substrate to form at least one lower dopant concentration portion 38 proximate each highest dopant concentration portion of region 34 of source/drain regions 36 being fabricated.
- a preferred orientation for implant region 38 is lower in the semiconductive material than are the highest dopant concentration portions of region 34.
- lower dopant concentration portions of region 38 might be of the same conductivity type as those of the portions of region 34, or of different conductivity types. If of the same conductivity type, the dopants might be of the same composition or of different compositions.
- region 38 is depicted as comprising a V t adjust implant of opposite conductivity type to that of n+ region 34.
- An example dopant material comprises boron, for example implanted to concentration of from 1 x 10 12 ions/cm 3 to 1 x 10 13 ions/cm 3 .
- photoresist mask 32 (not shown) has been removed, and the substrate subjected to a dopant activation anneal to simultaneously activate the dopants in regions 16 and 18.
- a dopant activation anneal to simultaneously activate the dopants in regions 16 and 18.
- Any existing or yet-to-be developed anneal technique effective for dopant activation where required is contemplated.
- one exemplary preferred technique includes exposing the substrate to rapid thermal processing (RTP) at a temperature of at least 92O 0 C for from 10 seconds to 90 seconds, or furnace anneal at a temperature of at least 600°C for from 20 minutes to 60 minutes.
- RTP rapid thermal processing
- a first opening 44 has been etched through first region 26 (and also through lower dopant concentration portion 30 received therebeneath) into semiconductive material 24 of the substrate.
- a second opening 46 has been etched through second region 34 (and also preferably through lower dopant concentration portion 38 received therebeneath) into semiconductive material 20 of the substrate.
- Such is preferably conducted simultaneously, for example utilizing one or more common masking and etching steps.
- Such is also depicted, by way of example only, as forming openings 44 and 46 to extend over and within trench isolation 14.
- desired field effect transistor gates will be formed within openings 44 and 46.
- opening 44 is laterally centered relative to implant region 26 in at least one respective straight line cross-section of the substrate, for example the cross- section line 12-12 as shown in Fig. 11.
- opening 46 is laterally centered relative to implant region 34 in at least one respective straight line cross-section of the substrate, for example the cross-section line 12-12 as shown in Fig. 11.
- Figs. 13 and 14 depict forming a suitable gate dielectric 50 within first opening 44 and second opening 46.
- a suitable gate dielectric 50 within first opening 44 and second opening 46.
- Such might comprise the same or different one or more materials for the respective transistors being fabricated, with examples including one or a combination of silicon dioxide, silicon nitride, aluminum oxide, hafnium oxide and zirconium oxide, and other preferred high-k dielectric materials.
- different gate dielectric thickness can be provided if desired for the different p-channel and n-channel devices.
- conductive material 54 of the transistor gate of the p-channel field effect transistor has been formed over gate dielectric 50 within first opening 44 and conductive material 54 of the transistor gate of the n-channel field effect transistor has been formed over gate dielectric 50 within second opening 46.
- the conductive material of the transistor gate of the p-channel field effect transistor and the conductive material of the transistor gate of the n-channel field effect transistor might be of the same or different compositions. Ideally, such are typically of at least slightly modified compositions for obtaining different and desired work functions for the respective p-channel and n-channel devices. Accordingly in such processing, separate depositions might occur relative to the material deposited to within openings 44 and 46, or a commonly deposited material 54 subjected to separate masked processings of such material within the respective openings 44 and 46.
- Exemplary preferred conductive material from which conductive portions of the transistor gates are made include elemental-form metal (including alloys thereof), conductive metal compounds, and less preferably conductively doped semiconductive material (i.e., conductively doped polysilicon).
- Exemplary preferred materials include TaSiN for n-channel devices and TiN for p-channel devices. However of course, other elemental metals and metal compounds are contemplated.
- Figs. 15 and 16 depict the formation of conductive material 54 as comprising a deposition which overfills openings 44 and 46.
- Figs. 17 and 18 depict a preferred-embodiment subsequent removing of some of such deposited conductive material effective to recess material 54 to within openings 44 and 46.
- Such thereby forms an n-channel gate 60 and a p-channel gate 62.
- Each source/drain region 28 for the p-channel field effect transistor is comprised of an exemplary highest dopant concentration portion 26 and at least one lower dopant concentration portion 30, in the exemplary preferred embodiment.
- each source/drain region 36 of the n-channel field effect transistor is comprised of a highest dopant concentration portion 34 and at least one lower dopant concentration portion 38.
- Arrows 65 depict the exemplary channels formed for current flow upon application of suitable voltage to the respective gates 60 and 62.
- an insulative layer 70 for example silicon nitride
- An exemplary thickness range for layer 70 is from 50 Angstroms to 200 Angstroms.
- a thicker, different composition, insulative material layer 71 i.e., silicon dioxide deposited by the decomposition of tetraethylorthosilicate
- An exemplary thickness range for layer 71 is from 1 ,000 Angstroms to 10,000 Angstroms.
- Contact openings 72 have been fabricated into and through layers 71 and 70 to provide the desired exposure to the respective source/drain regions and conductive material extending from the transistor gates. Suitable conductive contacts (not shown) would be formed thereto for the effective connection of such components with other conductive interconnects or devices (i.e., capacitors and/or conductive interconnect lines).
- first region 26 depicts the semiconductive material of first region 26, the semiconductive material of second region 34, and the semiconductive material beneath such regions into which first opening 44 and into which second opening 46 are etched to each comprise bulk monocrystalline semiconductive material, for example bulk monocrystalline silicon.
- semiconductive material as comprising other than bulk monocrystalline material, for example semiconductor-on-insulator substrates and material, and other substrates whether existing or yet-to-be developed.
- Such exemplary preferred embodiments also depict the fabrication of the field effect transistor gate within an opening or trench formed within a semiconductor substrate such as bulk monocrystalline semiconductor material.
- the invention is in no way so limited. Aspects of the invention contemplate conducting a dopant activation anneal of a pair of source/drain regions prior to depositing material from which a conductive portion of the transistor gate is made regardless of the substrate or transistor orientation/structure.
- the field effect transistor gate could be formed outwardly of a bulk monocrystalline semiconductive material substrate, for example with respect to a conventional or yet-to-be developed horizontal/planar transistor, and wherein the pair of source/drain regions where subjected to a dopant activation anneal prior to the fabrication of a conductive portion of a transistor gate received operably between the source/drain regions over a channel region formed therebetween.
- the invention contemplates conducting a dopant activation anneal of a pair of elevated source/drain regions of a horizontally-oriented field effect transistor, and for example regardless of whether such elevated source/drain regions are formed on or over bulk monocrystalline semiconductive material.
Abstract
The invention includes methods of forming field effect transistors. In one implementation, the invention encompasses a method of forming a field effect transistor on a substrate, where the field effect transistor comprises a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region. Such implementation includes conducting a dopant activation anneal of the pair of source/drain regions prior to depositing material from which a conductive portion of the transistor gate is made. Other aspects and implementations are contemplated.
Description
DESCRIPTION METHODS OF FORMING FIELD EFFECT TRANSISTORS ON SUBSTRATES
TECHNICAL FIELD
This invention relates to methods of forming field effect transistors.
BACKGROUND ART
A continuing goal in integrated circuitry design is to make ever denser, and therefore smaller, circuit devices. This results in thinner layers and smaller geometries. Further, new deposition techniques and materials are constantly being developed to enable circuit devices to be made smaller than the previous generations. Additionally, circuit design sometimes fabricates the devices to be substantially horizontally oriented relative to an underlying substrate, and sometimes substantially vertically oriented.
One common integrated circuit device is a field effect transistor. Such includes a pair of source/drain regions having a semiconductive channel region received operably therebetween. A conductive gate is received operably proximate the channel region, and is separated therefrom by a gate dielectric. Application of a suitable voltage potential to the gate enables current to flow between the source/drain regions through the channel region, with the transistor being capable of essentially functioning as a switch.
The source/drain regions of a field effect transistor typically include semiconductive material which has been doped with a conductivity enhancing impurity of a first and/or second conductivity type. Such dopant impurity might be intrinsically provided during the fabrication of the material from which the source/drain region is fabricated, or subsequently for example by suitable gas phase diffusion or ion implanting. The conductivity type (n or p) of the transistor is determined/designated by the conductivity type of highest dopant concentration portion of the source/drain regions. Specifically, p-channel or PMOS devices have their source/drain highest dopant concentration of p type, and n-channel or NMOS devices have their source/drain highest dopant concentration of n type.
Regardless, the dopants as initially provided are eventually subjected to a high temperature dopant activation anneal to impart desired and
necessary operating characteristics to the source/drain regions. However, some present and future generation conductive gate materials are/will be comprised of elemental-form metals, alloys of elemental metals, and conductive metal compounds. Such materials can be adversely affected by the typical temperatures and times required to achieve dopant activation by anneal. For example, certain metal materials (i.e., titanium, titanium nitride, molybdenum suicide, nickel suicide, titanium suicide, and cobalt suicide) are thermally unstable and result in stress/strain induced stacking faults or react with the dielectric when subjected to the high temperature anneals typically required to achieve dopant activation.
While the invention was motivated in addressing the above identified issues, it is in no way so limited. The invention is only limited by the accompanying claims as literally worded, without interpretative or other limiting reference to the specification, and in accordance with the doctrine of equivalents.
SUMMARY
The invention includes methods of forming field effect transistors. In one implementation, the invention encompasses a method of forming a field effect transistor on a substrate, where the field effect transistor comprises a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region. Such implementation includes conducting a dopant activation anneal of the pair of source/drain regions prior to depositing material from which a conductive portion of the transistor gate is made.
In one implementation, a method of forming a field effect transistor includes ion implanting conductivity enhancing impurity dopant into semiconductive material of a substrate to form highest dopant concentration portions of a pair of source/drain regions. A dopant activation anneal is conducted of the highest dopant concentration portions of the pair of source/drain regions. After the dopant activation anneal, material is deposited from which a conductive portion of the transistor gate of the transistor is made.
In one implementation, a method of forming a field effect transistor includes ion implanting conductivity enhancing impurity dopant into an implant region of semiconductive material of a substrate to a highest dopant concentration for a pair of source/drain regions. After the ion implanting, a dopant activation anneal of the implant region is conducted. After the dopant activation anneal, an opening is etched through the implant region into semiconductive material of the substrate. Gate dielectric and conductive material of the transistor gate of the transistor are formed within the opening. In one implementation, a method of forming an n-channel field effect transistor and a p-channel field effect transistor on a substrate includes ion implanting p-type conductivity enhancing impurity dopant into semiconductive material of a substrate to form highest dopant concentration portions of a pair of source/drain regions of the p-channel field effect transistor. Before or thereafter, n-type conductivity enhancing impurity dopant is ion implanted into semiconductive material of the substrate to form highest dopant concentration portions of the pair of source/drain regions of the n-channel field effect transistor. A dopant activation anneal is simultaneously conducted of the highest dopant concentration portions of the pair of source/drain regions of each of the n-channel field effect transistor and of the p-channel field effect transistor. After the dopant activation anneal, material is deposited from which conductive portions of the transistor gates of the transistors are made.
Other aspects and implementations are contemplated.
BRIEF DESCRIPTION OF THE DRAWINGS
Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
Fig. 1 is a diagrammatic top plan view of a semiconductor substrate in process in accordance with an aspect of the invention.
Fig. 2 is a view of the Fig. 1 substrate taken through line 2-2 in Fig. 1. Fig. 3 is a view of the Fig. 1 substrate at a processing subsequent to that depicted by Fig. 1.
Fig. 4 is a view of the Fig. 3 substrate taken through line 4-4 in Fig. 3.
Fig. 5 is a view of the Fig. 3 substrate at a processing subsequent to that depicted by Fig. 3.
Fig. 6 is a view of the Fig. 5 substrate taken through line 6-6 in Fig. 5.
Fig. 7 is a view of the Fig. 5 substrate at a processing subsequent to that depicted by Fig. 5.
Fig. 8 is a view of the Fig. 7 substrate taken through line 8-8 in Fig. 7.
Fig. 9 is a view of the Fig. 7 substrate at a processing subsequent to that depicted by Fig. 7.
Fig. 10 is a view of the Fig. 9 substrate taken through line 10-10 in Fig. 9.
Fig. 11 is a view of the Fig. 9 substrate at a processing subsequent to that depicted by Fig. 9.
Fig. 12 is a view of the Fig. 11 substrate taken through line 12-12 in Fig. 11. Fig. 13 is a view of the Fig. 11 substrate at a processing subsequent to that depicted by Fig. 11.
Fig. 14 is a view of the Fig. 13 substrate taken through line 14-14 in Fig. 13.
Fig. 15 is a view of the Fig. 13 substrate at a processing subsequent to that depicted by Fig. 13.
Fig. 16 is a view of the Fig. 15 substrate taken through line 16-16 in Fig. 15.
Fig. 17 is a view of the Fig. 15 substrate at a processing subsequent to that depicted by Fig. 15. Fig. 18 is a view of the Fig. 17 substrate taken through line 18-18 in Fig. 17.
Fig. 19 is a view of the Fig. 17 substrate at a processing subsequent to that depicted by Fig. 17.
Fig. 20 is a view of the Fig. 19 substrate taken through line 20-20 in Fig. 19.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Exemplary preferred methods of forming a field effect transistor on a substrate are described with reference to Figs. 1 -20. By way of example only, the field effect transistor might be p-type or n-type. Regardless, the
field effect transistor will comprise a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region. An exemplary preferred embodiment method is described in forming both an n-channel field effect transistor and a p-channel field effect transistor on a substrate, although methods in accordance with the invention might be utilized to fabricate only a single conductivity type field effect transistor.
Referring to Figs. 1 and 2, an exemplary substrate fragment in process is indicated generally with reference numeral 10. Such preferably comprises a semiconductive substrate, with the depicted preferred example comprising bulk monocrystalline semiconductive material 12 (for example, silicon), although other substrates (for example, semiconductor-on-insulator substrates) are also contemplated. In the context of this document, the term "semiconductor substrate" or "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
Trench isolation material 14 has been formed relative to substrate 12, for example comprising one or a combination of silicon dioxide and silicon nitride. In the depicted example, semiconductive material 12 has been suitably background doped with p-type material (i.e., boron) to define a p- well 20 having a suitable dopant concentration to function as an NMOS channel. Trench isolation regions 14 have been fabricated to define an exemplary substrate area 16 in which an n-channel field effect transistor will be fabricated, and an area 18 in which a p-channel field effect transistor will be fabricated.
Referring to Figs. 3 and 4, n-channel region/area 16 has been suitably masked, for example with a photoresist layer 22. Suitable background n- type doping has occurred to form an n-well region 24 within p-channel region/area 18.
Referring to Figs. 5 and 6, p-type conductivity enhancing impurity dopant has been ion implanted into a first region 26 of semiconductive material 24 of the substrate to a highest dopant concentration for the pair of source/drain regions of the p-channel field effect transistor being fabricated. An exemplary implant material is boron, for example deposited to an exemplary dopant concentration of from 1 x 1013 ions/cm3 to 1 x 1016 ions/cm3. An exemplary thickness of implanted first region 26 is from 300 Angstroms to 500 Angstroms, with an exemplary depth for peak implant concentration being from 200 Angstroms to 400 Angstroms. A conductivity enhancing impurity might be provided within first region 26 by any existing or yet-to-be developed manner, including those other than ion implanting, for example by gas phase diffusion. Regardless, in this exemplary embodiment, first region 26 will be fabricated to comprise a pair of source/drain regions 28 of the p-channel field effect transistor being fabricated, with region 26 constituting the highest dopant concentration portions thereof and as will become apparent from the continuing discussion. Accordingly, separate portions of first region 26 will constitute the highest dopant concentration portions of source/drain regions 28.
Further in one exemplary preferred embodiment, and as shown, aspects of the invention contemplate ion implanting a conductivity modifying impurity dopant into semiconductive material 24 of the substrate to form at least one lower dopant concentration portion 30 received proximate each highest dopant concentration portion of region 26 of each source/drain region 28. By way of example only, lower dopant concentration portion 30 is depicted as being received below first region 26. Further by way of example only, such region might comprise one or a combination of a threshold voltage (Vt) adjust implant and a lightly doped drain (LDD) implant. Such is depicted as comprising a Vt adjust implant of opposite conductivity type to that of p+ region 26. An example dopant material comprises arsenic, for example implanted to concentration of from 1 x 1012 ions/cm3 to 1 x 1013 ions/cm3. Regardless, the lower dopant concentration portions formed proximate each highest dopant concentration portion of the field effect transistor might be of the same conductivity type as the highest dopant concentration portion, or of different conductivity types. Further if of the same conductivity type, the dopant of the lower dopant concentration
portions and the dopant of the highest dopant concentration portions might be of the same or different compositions.
Referring to Figs. 7 and 8, p-channel region/area 18 has been masked, for example with photoresist 32, and an n-type conductivity enhancing impurity dopant has been ion implanted into a second region 34 of semiconductive material 20 of the substrate to a highest dopant concentration for the pair of source/drain regions of the n-channel field effect transistor being fabricated. An exemplary dopant concentration is the same as that described above for first region 26. An exemplary suitable n-type implant material . is arsenic, and exemplary preferred thickness and peak implant depth for second region 34 are the same as those for first region 26. A conductivity enhancing impurity might be provided within first region 26 by any existing or yet-to-be developed manner, including those other than ion implanting, for example by gas phase diffusion. Regardless, in this exemplary embodiment, second region 34 will be fabricated to comprise a pair of source/drain regions 36 of the n-channel field effect transistor being fabricated, with region 34 constituting the highest dopant concentration portions thereof and as will become apparent from the continuing discussion. Accordingly, separate portions of second region 34 will constitute the highest dopant concentration portions of source/drain regions 36.
Figs. 7 and 8 also depict exemplary preferred ion implanting of a conductivity modifying impurity dopant into the semiconductive material of the substrate to form at least one lower dopant concentration portion 38 proximate each highest dopant concentration portion of region 34 of source/drain regions 36 being fabricated. As above, a preferred orientation for implant region 38 is lower in the semiconductive material than are the highest dopant concentration portions of region 34. Further as described above with connection to the relationship between first region 26 and lower dopant concentration region 30, lower dopant concentration portions of region 38 might be of the same conductivity type as those of the portions of region 34, or of different conductivity types. If of the same conductivity type, the dopants might be of the same composition or of different compositions. In the depicted example, region 38 is depicted as comprising a Vt adjust implant of opposite conductivity type to that of n+ region 34. An example
dopant material comprises boron, for example implanted to concentration of from 1 x 1012 ions/cm3 to 1 x 1013 ions/cm3.
The above exemplary orderings of masking and forming the respective p-type and n-type regions could of course be reversed. Referring to Figs. 9 and 10, photoresist mask 32 (not shown) has been removed, and the substrate subjected to a dopant activation anneal to simultaneously activate the dopants in regions 16 and 18. Any existing or yet-to-be developed anneal technique effective for dopant activation where required is contemplated. By way of example only, one exemplary preferred technique includes exposing the substrate to rapid thermal processing (RTP) at a temperature of at least 92O0C for from 10 seconds to 90 seconds, or furnace anneal at a temperature of at least 600°C for from 20 minutes to 60 minutes.
Referring to Figs. 11 and 12, and after the dopant activation anneal, a first opening 44 has been etched through first region 26 (and also through lower dopant concentration portion 30 received therebeneath) into semiconductive material 24 of the substrate. Further, a second opening 46 has been etched through second region 34 (and also preferably through lower dopant concentration portion 38 received therebeneath) into semiconductive material 20 of the substrate. Such is preferably conducted simultaneously, for example utilizing one or more common masking and etching steps. Such is also depicted, by way of example only, as forming openings 44 and 46 to extend over and within trench isolation 14. In this exemplary embodiment, and by way of example only, desired field effect transistor gates will be formed within openings 44 and 46. Further, opening 44 is laterally centered relative to implant region 26 in at least one respective straight line cross-section of the substrate, for example the cross- section line 12-12 as shown in Fig. 11. Also, opening 46 is laterally centered relative to implant region 34 in at least one respective straight line cross-section of the substrate, for example the cross-section line 12-12 as shown in Fig. 11.
For example, Figs. 13 and 14 depict forming a suitable gate dielectric 50 within first opening 44 and second opening 46. Such might comprise the same or different one or more materials for the respective transistors being fabricated, with examples including one or a combination of
silicon dioxide, silicon nitride, aluminum oxide, hafnium oxide and zirconium oxide, and other preferred high-k dielectric materials. Also, different gate dielectric thickness can be provided if desired for the different p-channel and n-channel devices. Referring to Figs. 15 and 16, conductive material 54 of the transistor gate of the p-channel field effect transistor has been formed over gate dielectric 50 within first opening 44 and conductive material 54 of the transistor gate of the n-channel field effect transistor has been formed over gate dielectric 50 within second opening 46. The conductive material of the transistor gate of the p-channel field effect transistor and the conductive material of the transistor gate of the n-channel field effect transistor might be of the same or different compositions. Ideally, such are typically of at least slightly modified compositions for obtaining different and desired work functions for the respective p-channel and n-channel devices. Accordingly in such processing, separate depositions might occur relative to the material deposited to within openings 44 and 46, or a commonly deposited material 54 subjected to separate masked processings of such material within the respective openings 44 and 46.
Exemplary preferred conductive material from which conductive portions of the transistor gates are made include elemental-form metal (including alloys thereof), conductive metal compounds, and less preferably conductively doped semiconductive material (i.e., conductively doped polysilicon). Exemplary preferred materials include TaSiN for n-channel devices and TiN for p-channel devices. However of course, other elemental metals and metal compounds are contemplated.
Figs. 15 and 16 depict the formation of conductive material 54 as comprising a deposition which overfills openings 44 and 46. Figs. 17 and 18 depict a preferred-embodiment subsequent removing of some of such deposited conductive material effective to recess material 54 to within openings 44 and 46. Such thereby forms an n-channel gate 60 and a p-channel gate 62. Each source/drain region 28 for the p-channel field effect transistor is comprised of an exemplary highest dopant concentration portion 26 and at least one lower dopant concentration portion 30, in the exemplary preferred embodiment. Likewise, each source/drain region 36 of the n-channel field effect transistor is comprised of a highest dopant
concentration portion 34 and at least one lower dopant concentration portion 38. Arrows 65 depict the exemplary channels formed for current flow upon application of suitable voltage to the respective gates 60 and 62.
Referring to Figs. 19 and 20, exemplary subsequent processing is depicted. Specifically, an insulative layer 70 (for example silicon nitride) has been deposited over the substrate. An exemplary thickness range for layer 70 is from 50 Angstroms to 200 Angstroms. A thicker, different composition, insulative material layer 71 (i.e., silicon dioxide deposited by the decomposition of tetraethylorthosilicate) has been formed over layer 70. An exemplary thickness range for layer 71 is from 1 ,000 Angstroms to 10,000 Angstroms. Contact openings 72 have been fabricated into and through layers 71 and 70 to provide the desired exposure to the respective source/drain regions and conductive material extending from the transistor gates. Suitable conductive contacts (not shown) would be formed thereto for the effective connection of such components with other conductive interconnects or devices (i.e., capacitors and/or conductive interconnect lines).
The above processing, by way of example only, depicts the semiconductive material of first region 26, the semiconductive material of second region 34, and the semiconductive material beneath such regions into which first opening 44 and into which second opening 46 are etched to each comprise bulk monocrystalline semiconductive material, for example bulk monocrystalline silicon. However, aspects of the invention also contemplate such semiconductive material as comprising other than bulk monocrystalline material, for example semiconductor-on-insulator substrates and material, and other substrates whether existing or yet-to-be developed.
Such exemplary preferred embodiments also depict the fabrication of the field effect transistor gate within an opening or trench formed within a semiconductor substrate such as bulk monocrystalline semiconductor material. However, the invention is in no way so limited. Aspects of the invention contemplate conducting a dopant activation anneal of a pair of source/drain regions prior to depositing material from which a conductive portion of the transistor gate is made regardless of the substrate or transistor orientation/structure. For example, and by way of example only, the field effect transistor gate could be formed outwardly of a bulk
monocrystalline semiconductive material substrate, for example with respect to a conventional or yet-to-be developed horizontal/planar transistor, and wherein the pair of source/drain regions where subjected to a dopant activation anneal prior to the fabrication of a conductive portion of a transistor gate received operably between the source/drain regions over a channel region formed therebetween. Likewise, the invention contemplates conducting a dopant activation anneal of a pair of elevated source/drain regions of a horizontally-oriented field effect transistor, and for example regardless of whether such elevated source/drain regions are formed on or over bulk monocrystalline semiconductive material.
Claims
1 . A method of forming a field effect transistor on a substrate, the field effect transistor comprising a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region, the method comprising conducting a dopant activation anneal of the pair of source/drain regions prior to depositing material from which a conductive portion of the transistor gate is made.
2. The method of claim 1 wherein the dopant activation anneal is at least of highest dopant concentration portions of the pair of source/drain regions.
3. The method of claim 1 wherein each of the pair of conductively doped source/drain regions comprises a highest dopant concentration portion and at least one lower dopant concentration portion, the dopant activation anneal being at least of each of said highest and lower dopant concentration portions.
4. The method of claim 3 wherein the dopant in the highest dopant concentration portions is of the same conductivity type as the dopant in said lower dopant concentration portions.
5. The method of claim 3 wherein the dopant in the highest dopant concentration portions and the dopant in said lower dopant concentration portions are of different conductivity types.
6. The method of claim 1 wherein the field effect transistor is p-channel.
7. The method of claim 1 wherein the field effect transistor is n-channel.
8. The method of claim 1 wherein the dopant activated by the dopant activation anneal was provided to the substrate by ion implantation.
9. The method of claim 1 wherein the pair of source/drain regions is formed within bulk monocrystalline semiconductive material of the substrate.
10. The method of claim 9 wherein the field effect transistor gate is formed outwardly of the bulk monocrystalline semiconductive material.
11 . The method of claim 9 wherein the field effect transistor gate is formed within an opening formed within the bulk monocrystalline semiconductive material.
12. The method of claim 1 wherein the pair of source/drain regions comprises elevated source/drain regions of a horizontally oriented field effect transistor.
13. The method of claim 12 wherein the substrate comprises bulk monocrystalline semiconductive material, the elevated source/drain regions being formed on the bulk monocrystalline semiconductive material.
14. A method of forming a field effect transistor on a substrate, the field effect transistor comprising a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region, the method comprising: ion implanting conductivity enhancing impurity dopant into semiconductive material of the substrate to form highest dopant concentration portions of the pair of source/drain regions; conducting a dopant activation anneal of the highest dopant concentration portions of the pair of source/drain regions; and after the dopant activation anneal, depositing material from which a conductive portion of the transistor gate is made.
15. The method of claim 14 wherein the deposited material from which a conductive portion of the transistor gate is made comprises elemental-form metal.
16. The method of claim 14 wherein the deposited material from which a conductive portion of the transistor gate is made comprises a conductive metal compound.
17. The method of claim 14 wherein the deposited material from which a conductive portion of the transistor gate is made comprises conductively doped semiconductive material.
18. The method of claim 14 further comprising prior to conducting the dopant activation anneal, ion implanting conductivity modifying impurity dopant into semiconductive material of the substrate to form at least one lower dopant concentration portion proximate each highest dopant concentration portion.
19. The method of claim 18 wherein said lower dopant concentration portions are formed lower in the semiconductive material than are the highest dopant concentration portions.
20. The method of claim 18 wherein said lower dopant concentration portions are of the same conductivity type as the highest dopant concentration portions.
21. The method of claim 20 wherein the dopant of the lower dopant concentration portions and the dopant of the highest dopant concentration portions are of the same composition.
22. The method of claim 18 wherein said lower dopant concentration portions are of different conductivity type as compared to the highest dopant concentration portions.
23. The method of claim 14 wherein the pair of source/drain regions is formed within bulk monocrystalline semiconductive material of the substrate.
24. The method of claim 23 wherein the field effect transistor gate is formed outwardly of the bulk monocrystalline semiconductive material.
25. The method of claim 23 wherein the field effect transistor gate is formed within an opening formed within the bulk monocrystalline semiconductive material.
26. The method of claim 14 wherein the pair of source/drain regions comprises elevated source/drain regions of a horizontally oriented field effect transistor.
27. The method of claim 26 wherein the substrate comprises bulk monocrystalline semiconductive material, the elevated source/drain regions being formed on the bulk monocrystalline semiconductive material.
28. A method of forming a field effect transistor on a substrate, the field effect transistor comprising a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region, the method comprising: ion implanting conductivity enhancing impurity dopant into an implant region of semiconductive material of the substrate to a highest dopant concentration for the pair of source/drain regions; after the ion implanting, conducting a dopant activation anneal of the implant region; after the dopant activation anneal, etching an opening through the implant region into semiconductive material of the substrate; and forming gate dielectric and conductive material of the transistor gate within the opening.
29. The method of claim 28 wherein the opening is laterally centered relative to the implant region in at least one straight line cross section of the substrate.
30. The method of claim 28 further comprising prior to conducting the dopant activation anneal, ion implanting conductivity modifying impurity dopant into semiconductive material of the substrate to form at least one lower dopant concentration portion below the implant region, the opening being etched through the portion.
31. The method of claim 30 wherein the conductivity enhancing impurity dopant and the conductivity modifying impurity dopant are of the same conductivity type.
32. The method of claim 31 wherein the conductivity enhancing impurity dopant and the conductivity modifying impurity dopant are of the same composition.
33. The method of claim 30 wherein the conductivity enhancing impurity dopant and the conductivity modifying impurity dopant are of different conductivity types.
34. The method of claim 28 wherein the semiconductive material of the implant region and the semiconductive material into which the opening is etched comprise bulk monocrystalline semiconductive material.
35. The method of claim 28 wherein the conductive material comprises elemental-form metal.
36. The method of claim 28 wherein the conductive material comprises a metal compound.
37. The method of claim 28 wherein the conductive material comprises conductively doped semiconductive material.
38. The method of claim 28 wherein the forming of conductive material comprises depositing conductive material to overfill the opening.
39. The method of claim 38 further comprising removing some of the deposited conductive material effective to recess it within the opening.
40. A method of forming an n-channel field effect transistor and a p-channel field effect transistor on a substrate, said transistors respectively comprising a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region, the method comprising: ion implanting p-type conductivity enhancing impurity dopant into semiconductive material of the substrate to form highest dopant concentration portions of the pair of source/drain regions of the p-channel field effect transistor; ion implanting n-type conductivity enhancing impurity dopant into semiconductive material of the substrate to form highest dopant concentration portions of the pair of source/drain regions of the n-channel field effect transistor; simultaneously conducting a dopant activation anneal of the highest dopant concentration portions of the pair of source/drain regions of each of the n-channel field effect transistor and of the p-channel field effect transistor; and after the dopant activation anneal, depositing material from which conductive portions of the transistor gates are made.
41. The method of claim 40 comprising depositing different conductive gate materials for the respective p-channel and n-channel field effect transistors.
42. The method of claim 40 comprising depositing the same conductive gate material for the respective p-channel and n-channel field effect transistors.
43. The method of claim 40 wherein the deposited material from which conductive portions of the transistor gates are made comprises elemental-form metal.
44. The method of claim 40 wherein the deposited material from which conductive portions of the transistor gates are made comprises a conductive metal compound.
45. The method of claim 40 wherein the deposited material from which a conductive portion of the transistors are made comprises conductively doped semiconductive material.
46. The method of claim 40 further comprising prior to conducting the dopant activation anneal, ion implanting conductivity modifying impurity dopant into semiconductive material of the substrate to form at least one lower dopant concentration portion proximate each highest dopant concentration portion.
47. The method of claim 46 wherein said lower dopant concentration portions are formed lower in the semiconductive material than are the highest dopant concentration portions.
48. The method of claim 40 wherein the pair of source/drain regions of the p-channel field effect transistor and the pair of source/drain regions of the n-channel field effect transistor are formed within bulk monocrystalline semiconductive material of the substrate.
49. A method of forming an n-channel field effect transistor and a p-channel field effect transistor on a substrate, said transistors respectively comprising a pair of conductively doped source/drain regions, a channel region received intermediate the pair of source/drain regions, and a transistor gate received operably proximate the channel region, the method comprising: ion implanting p-type conductivity enhancing impurity dopant into a first region of semiconductive material of the substrate to a highest dopant concentration for the pair of source/drain regions of the p-channel field effect transistor; ion implanting n-type conductivity enhancing impurity dopant into a second region of semiconductive material of the substrate to a highest dopant concentration for the pair of source/drain regions of the n-channel field effect transistor; simultaneously conducting a dopant activation anneal of the first and second regions; after the dopant activation anneal, etching a first opening through the first region into semiconductive material of the substrate and etching a second opening through the second region into semiconductive material of the substrate; forming gate dielectric within the first and second openings; and forming conductive material of the transistor gate of the p-channel field effect transistor over the gate dielectric within the first opening and conductive material of the transistor gate of the n-channel field effect transistor over the gate dielectric within the second opening.
50. The method of claim 49 wherein the conductive material of the transistor gate of the p-channel field effect transistor and the conductive material of the transistor gate of the n-channel field effect transistor are of the same composition.
51. The method of claim 49 wherein the conductive material of the transistor gate of the p-channel field effect transistor and the conductive material of the transistor gate of the n-channel field effect transistor are of different compositions.
52. The method of claim 49 wherein the opening is laterally centered relative to the implant region in at least one straight line cross section of the substrate.
53. The method of claim 49 further comprising prior to conducting the dopant activation anneal, ion implanting conductivity modifying impurity dopant into semiconductive material of the substrate to form at least one lower dopant concentration portion below each of the first and second regions, the first opening being etched through said lower dopant concentration portion received beneath first region, the second opening being etched through said lower dopant concentration portion received beneath second region.
54. The method of claim 49 wherein the semiconductive material of the first region, the semiconductive material of the second region, the semiconductive material into which the first opening is etched and the semiconductive material into which the second opening is etched comprise bulk monocrystalline semiconductive material.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/215,477 | 2005-08-30 | ||
US11/215,477 US7867851B2 (en) | 2005-08-30 | 2005-08-30 | Methods of forming field effect transistors on substrates |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2007027416A1 true WO2007027416A1 (en) | 2007-03-08 |
Family
ID=37307486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/031555 WO2007027416A1 (en) | 2005-08-30 | 2006-08-10 | Methods of forming field effect transistors on substrates |
Country Status (3)
Country | Link |
---|---|
US (3) | US7867851B2 (en) |
TW (1) | TWI368262B (en) |
WO (1) | WO2007027416A1 (en) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7547945B2 (en) * | 2004-09-01 | 2009-06-16 | Micron Technology, Inc. | Transistor devices, transistor structures and semiconductor constructions |
US7384849B2 (en) * | 2005-03-25 | 2008-06-10 | Micron Technology, Inc. | Methods of forming recessed access devices associated with semiconductor constructions |
US7282401B2 (en) * | 2005-07-08 | 2007-10-16 | Micron Technology, Inc. | Method and apparatus for a self-aligned recessed access device (RAD) transistor gate |
US7867851B2 (en) | 2005-08-30 | 2011-01-11 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
JP2007194562A (en) * | 2006-01-23 | 2007-08-02 | Nec Electronics Corp | Semiconductor device and its fabrication process |
US7700441B2 (en) * | 2006-02-02 | 2010-04-20 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
US20070262395A1 (en) | 2006-05-11 | 2007-11-15 | Gibbons Jasper S | Memory cell access devices and methods of making the same |
US8008144B2 (en) | 2006-05-11 | 2011-08-30 | Micron Technology, Inc. | Dual work function recessed access device and methods of forming |
US8860174B2 (en) * | 2006-05-11 | 2014-10-14 | Micron Technology, Inc. | Recessed antifuse structures and methods of making the same |
KR100780656B1 (en) * | 2006-06-29 | 2007-11-29 | 주식회사 하이닉스반도체 | Method for fabricating the same of semiconductor device in recess gate |
US7602001B2 (en) | 2006-07-17 | 2009-10-13 | Micron Technology, Inc. | Capacitorless one transistor DRAM cell, integrated circuitry comprising an array of capacitorless one transistor DRAM cells, and method of forming lines of capacitorless one transistor DRAM cells |
US7772632B2 (en) * | 2006-08-21 | 2010-08-10 | Micron Technology, Inc. | Memory arrays and methods of fabricating memory arrays |
US7589995B2 (en) * | 2006-09-07 | 2009-09-15 | Micron Technology, Inc. | One-transistor memory cell with bias gate |
US20080296674A1 (en) * | 2007-05-30 | 2008-12-04 | Qimonda Ag | Transistor, integrated circuit and method of forming an integrated circuit |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
KR101535222B1 (en) * | 2008-04-17 | 2015-07-08 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
CN101621029B (en) * | 2008-07-03 | 2011-01-12 | 中芯国际集成电路制造(上海)有限公司 | DRAM cell structure with selective anti-narrow width effect and generation method thereof |
US8193579B2 (en) * | 2008-07-29 | 2012-06-05 | Rohm Co., Ltd. | Trench type semiconductor device and fabrication method for the same |
US8692310B2 (en) | 2009-02-09 | 2014-04-08 | Spansion Llc | Gate fringing effect based channel formation for semiconductor device |
KR101602446B1 (en) * | 2009-02-12 | 2016-03-15 | 삼성전자주식회사 | Method of fabricating a semiconductor device having a threshold voltage control region |
KR101094372B1 (en) * | 2009-06-30 | 2011-12-15 | 주식회사 하이닉스반도체 | Method for manufacturing semiconductor device with buried gate |
KR20120126433A (en) * | 2011-05-11 | 2012-11-21 | 에스케이하이닉스 주식회사 | Semiconductor device and manufacturing method of the same |
US9059142B2 (en) * | 2012-07-23 | 2015-06-16 | Nanya Technology Corporation | Semiconductor device having vertical gates and fabrication thereof |
TWI497649B (en) * | 2013-04-01 | 2015-08-21 | Inotera Memories Inc | Semiconductor structure with buried word line and manufacturing method therefor |
US9472542B2 (en) * | 2013-09-11 | 2016-10-18 | Micron Technology, Inc. | DRAM arrays, semiconductor constructions and DRAM array layouts |
US9640656B2 (en) * | 2014-04-04 | 2017-05-02 | Micron Technology, Inc. | Transistors having strained channel under gate in a recess |
US9935178B2 (en) | 2015-06-11 | 2018-04-03 | International Business Machines Corporation | Self-aligned channel-only semiconductor-on-insulator field effect transistor |
KR20180063947A (en) | 2016-12-02 | 2018-06-14 | 삼성전자주식회사 | Semiconductor memory device |
US11189623B2 (en) | 2018-12-18 | 2021-11-30 | Micron Technology, Inc. | Apparatuses, memory devices, and electronic systems |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1986003341A1 (en) * | 1984-11-27 | 1986-06-05 | American Telephone & Telegraph Company | Trench transistor |
US5972754A (en) * | 1998-06-10 | 1999-10-26 | Mosel Vitelic, Inc. | Method for fabricating MOSFET having increased effective gate length |
EP1391939A1 (en) * | 2001-05-30 | 2004-02-25 | Sony Corporation | Method for manufacturing channel gate type field effect transistor |
US20040266081A1 (en) * | 2003-06-25 | 2004-12-30 | Chang-Woo Oh | Methods of forming field effect transistors including raised source/drain regions |
Family Cites Families (305)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51147280U (en) | 1975-05-21 | 1976-11-26 | ||
JPS5681974A (en) | 1979-12-07 | 1981-07-04 | Toshiba Corp | Manufacture of mos type semiconductor device |
JPS58220464A (en) | 1982-06-17 | 1983-12-22 | Fujitsu Ltd | Semiconductor memory device |
KR920010461B1 (en) | 1983-09-28 | 1992-11-28 | 가부시끼가이샤 히다찌세이사꾸쇼 | Semiconductor memory |
GB2190789B (en) | 1986-04-17 | 1990-05-09 | Plessey Co Plc | System for optically coupling components of integrated circuits |
US4722910A (en) * | 1986-05-27 | 1988-02-02 | Analog Devices, Inc. | Partially self-aligned metal contact process |
US4835741A (en) | 1986-06-02 | 1989-05-30 | Texas Instruments Incorporated | Frasable electrically programmable read only memory cell using a three dimensional trench floating gate |
US5160491A (en) * | 1986-10-21 | 1992-11-03 | Texas Instruments Incorporated | Method of making a vertical MOS transistor |
JPH0414253Y2 (en) | 1987-01-09 | 1992-03-31 | ||
JPS63183691A (en) | 1987-01-26 | 1988-07-29 | Mitsubishi Electric Corp | Semiconductor storage device |
FR2625044B1 (en) | 1987-12-18 | 1990-08-31 | Commissariat Energie Atomique | TRANSISTOR MOS WITH END OF DIELECTRIC INTERFACE OF GRID / RAISED SUBSTRATE AND MANUFACTURING METHOD THEREOF |
US4979004A (en) | 1988-01-29 | 1990-12-18 | Texas Instruments Incorporated | Floating gate memory cell and device |
DE3902701A1 (en) | 1988-01-30 | 1989-08-10 | Toshiba Kawasaki Kk | METHOD FOR PRODUCING A SEMICONDUCTOR ARRANGEMENT |
US5014110A (en) | 1988-06-03 | 1991-05-07 | Mitsubishi Denki Kabushiki Kaisha | Wiring structures for semiconductor memory device |
JPH0294477A (en) * | 1988-09-30 | 1990-04-05 | Toshiba Corp | Semiconductor device and manufacture thereof |
JPH0778977B2 (en) | 1989-03-02 | 1995-08-23 | 松下電器産業株式会社 | Magnetic disk cartridge |
US5108938A (en) | 1989-03-21 | 1992-04-28 | Grumman Aerospace Corporation | Method of making a trench gate complimentary metal oxide semiconductor transistor |
US5021355A (en) * | 1989-05-22 | 1991-06-04 | International Business Machines Corporation | Method of fabricating cross-point lightly-doped drain-source trench transistor |
JPH03219677A (en) | 1990-01-24 | 1991-09-27 | Fujitsu Ltd | Semiconductor device |
US5107459A (en) | 1990-04-20 | 1992-04-21 | International Business Machines Corporation | Stacked bit-line architecture for high density cross-point memory cell array |
JPH0834302B2 (en) | 1990-04-21 | 1996-03-29 | 株式会社東芝 | Semiconductor memory device |
US5013680A (en) * | 1990-07-18 | 1991-05-07 | Micron Technology, Inc. | Process for fabricating a DRAM array having feature widths that transcend the resolution limit of available photolithography |
US5244824A (en) | 1990-09-05 | 1993-09-14 | Motorola, Inc. | Trench capacitor and transistor structure and method for making the same |
US5047117A (en) | 1990-09-26 | 1991-09-10 | Micron Technology, Inc. | Method of forming a narrow self-aligned, annular opening in a masking layer |
US5289030A (en) | 1991-03-06 | 1994-02-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device with oxide layer |
US5122848A (en) * | 1991-04-08 | 1992-06-16 | Micron Technology, Inc. | Insulated-gate vertical field-effect transistor with high current drive and minimum overlap capacitance |
JPH07106435B2 (en) | 1991-04-15 | 1995-11-15 | 新日本製鐵株式会社 | Twin roll type continuous casting machine |
KR940006679B1 (en) | 1991-09-26 | 1994-07-25 | 현대전자산업 주식회사 | Dram cell having a vertical transistor and fabricating method thereof |
US5467305A (en) | 1992-03-12 | 1995-11-14 | International Business Machines Corporation | Three-dimensional direct-write EEPROM arrays and fabrication methods |
US5254218A (en) | 1992-04-22 | 1993-10-19 | Micron Technology, Inc. | Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer |
US5573837A (en) | 1992-04-22 | 1996-11-12 | Micron Technology, Inc. | Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer |
JP2748072B2 (en) | 1992-07-03 | 1998-05-06 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
US5281548A (en) | 1992-07-28 | 1994-01-25 | Micron Technology, Inc. | Plug-based floating gate memory |
JP2889061B2 (en) | 1992-09-25 | 1999-05-10 | ローム株式会社 | Semiconductor storage device and method of manufacturing the same |
JP3311070B2 (en) * | 1993-03-15 | 2002-08-05 | 株式会社東芝 | Semiconductor device |
US5358879A (en) | 1993-04-30 | 1994-10-25 | Loral Federal Systems Company | Method of making gate overlapped lightly doped drain for buried channel devices |
WO1994027325A1 (en) * | 1993-05-07 | 1994-11-24 | Vlsi Technology, Inc. | Integrated circuit structure and method |
KR0141218B1 (en) | 1993-11-24 | 1998-07-15 | 윤종용 | Fabrication method of semkonductor device |
US5514604A (en) * | 1993-12-08 | 1996-05-07 | General Electric Company | Vertical channel silicon carbide metal-oxide-semiconductor field effect transistor with self-aligned gate for microwave and power applications, and method of making |
US5532089A (en) | 1993-12-23 | 1996-07-02 | International Business Machines Corporation | Simplified fabrication methods for rim phase-shift masks |
KR100362751B1 (en) | 1994-01-19 | 2003-02-11 | 소니 가부시끼 가이샤 | Contact hole and method for forming the semiconductor device |
US5964750A (en) | 1994-03-15 | 1999-10-12 | Medolas Gesellschaft Fuer Medizintechnik Gmbh | Laser catheter for bypass surgery |
JP2658870B2 (en) | 1994-04-22 | 1997-09-30 | 日本電気株式会社 | Semiconductor memory device and method of manufacturing the same |
US5413949A (en) * | 1994-04-26 | 1995-05-09 | United Microelectronics Corporation | Method of making self-aligned MOSFET |
US5446299A (en) | 1994-04-29 | 1995-08-29 | International Business Machines Corporation | Semiconductor random access memory cell on silicon-on-insulator with dual control gates |
US5841611A (en) | 1994-05-02 | 1998-11-24 | Matsushita Electric Industrial Co., Ltd. | Magnetoresistance effect device and magnetoresistance effect type head, memory device, and amplifying device using the same |
KR0151195B1 (en) | 1994-09-13 | 1998-10-01 | 문정환 | Thin film transistor |
US5753947A (en) | 1995-01-20 | 1998-05-19 | Micron Technology, Inc. | Very high-density DRAM cell structure and method for fabricating it |
US5574621A (en) | 1995-03-27 | 1996-11-12 | Motorola, Inc. | Integrated circuit capacitor having a conductive trench |
US5567634A (en) | 1995-05-01 | 1996-10-22 | National Semiconductor Corporation | Method of fabricating self-aligned contact trench DMOS transistors |
DE19519160C1 (en) | 1995-05-24 | 1996-09-12 | Siemens Ag | DRAM cell arrangement having packing density required for specified memory |
DE19524092C2 (en) * | 1995-07-01 | 1997-08-07 | Hewlett Packard Gmbh | Method and device for compressing and displaying digital data, in particular the heart rate of cardiotocographs |
JPH0982918A (en) | 1995-09-19 | 1997-03-28 | Toshiba Corp | Semiconductor storage device and its manufacture |
KR0179175B1 (en) | 1995-10-05 | 1999-03-20 | 문정환 | Method of manufacturing semiconductor memory device |
US5854501A (en) | 1995-11-20 | 1998-12-29 | Micron Technology, Inc. | Floating gate semiconductor device having a portion formed with a recess |
US6420786B1 (en) | 1996-02-02 | 2002-07-16 | Micron Technology, Inc. | Conductive spacer in a via |
JP2751909B2 (en) | 1996-02-26 | 1998-05-18 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US6090700A (en) | 1996-03-15 | 2000-07-18 | Vanguard International Semiconductor Corporation | Metallization method for forming interconnects in an integrated circuit |
BR9709333A (en) | 1996-05-21 | 1999-08-10 | Siemens Aktienesellschaft | Multilayer condenser with high specific capacity and process and production for the same |
DE19620625C1 (en) | 1996-05-22 | 1997-10-23 | Siemens Ag | High packing density DRAM cell array |
JPH1022476A (en) * | 1996-07-02 | 1998-01-23 | Sony Corp | Capacitive element |
US5792687A (en) | 1996-08-01 | 1998-08-11 | Vanguard International Semiconductor Corporation | Method for fabricating high density integrated circuits using oxide and polysilicon spacers |
TW308727B (en) * | 1996-08-16 | 1997-06-21 | United Microelectronics Corp | Semiconductor memory device with capacitor (4) |
TW304290B (en) | 1996-08-16 | 1997-05-01 | United Microelectronics Corp | The manufacturing method for semiconductor memory device with capacitor |
US5739066A (en) * | 1996-09-17 | 1998-04-14 | Micron Technology, Inc. | Semiconductor processing methods of forming a conductive gate and line |
US5714786A (en) | 1996-10-31 | 1998-02-03 | Micron Technology, Inc. | Transistors having controlled conductive spacers, uses of such transistors and methods of making such transistors |
US5998256A (en) | 1996-11-01 | 1999-12-07 | Micron Technology, Inc. | Semiconductor processing methods of forming devices on a substrate, forming device arrays on a substrate, forming conductive lines on a substrate, and forming capacitor arrays on a substrate, and integrated circuitry |
JP4056588B2 (en) | 1996-11-06 | 2008-03-05 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
US5714412A (en) | 1996-12-02 | 1998-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd | Multi-level, split-gate, flash memory cell and method of manufacture thereof |
KR19980064176A (en) | 1996-12-17 | 1998-10-07 | 윌리엄비.켐플러 | Integrated circuit dielectric |
JP4053647B2 (en) | 1997-02-27 | 2008-02-27 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
US5792690A (en) | 1997-05-15 | 1998-08-11 | Vanguard International Semiconductor Corporation | Method of fabricating a DRAM cell with an area equal to four times the used minimum feature |
US6337497B1 (en) | 1997-05-16 | 2002-01-08 | International Business Machines Corporation | Common source transistor capacitor stack |
US6054355A (en) * | 1997-06-30 | 2000-04-25 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device which includes forming a dummy gate |
US6191470B1 (en) * | 1997-07-08 | 2001-02-20 | Micron Technology, Inc. | Semiconductor-on-insulator memory cell with buried word and body lines |
US6072209A (en) * | 1997-07-08 | 2000-06-06 | Micro Technology, Inc. | Four F2 folded bit line DRAM cell structure having buried bit and word lines |
US5909618A (en) * | 1997-07-08 | 1999-06-01 | Micron Technology, Inc. | Method of making memory cell with vertical transistor and buried word and body lines |
US6150687A (en) * | 1997-07-08 | 2000-11-21 | Micron Technology, Inc. | Memory cell having a vertical transistor with buried source/drain and dual gates |
US5869359A (en) * | 1997-08-20 | 1999-02-09 | Prabhakar; Venkatraman | Process for forming silicon on insulator devices having elevated source and drain regions |
US6380026B2 (en) | 1997-08-22 | 2002-04-30 | Micron Technology, Inc. | Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks |
JP3502531B2 (en) | 1997-08-28 | 2004-03-02 | 株式会社ルネサステクノロジ | Method for manufacturing semiconductor device |
DE19801095B4 (en) | 1998-01-14 | 2007-12-13 | Infineon Technologies Ag | Power MOSFET |
US5998835A (en) | 1998-02-17 | 1999-12-07 | International Business Machines Corporation | High performance MOSFET device with raised source and drain |
US6246083B1 (en) | 1998-02-24 | 2001-06-12 | Micron Technology, Inc. | Vertical gain cell and array for a dynamic random access memory |
US5963469A (en) * | 1998-02-24 | 1999-10-05 | Micron Technology, Inc. | Vertical bipolar read access for low voltage memory cell |
US6097065A (en) | 1998-03-30 | 2000-08-01 | Micron Technology, Inc. | Circuits and methods for dual-gated transistors |
US6259142B1 (en) | 1998-04-07 | 2001-07-10 | Advanced Micro Devices, Inc. | Multiple split gate semiconductor device and fabrication method |
US6696746B1 (en) * | 1998-04-29 | 2004-02-24 | Micron Technology, Inc. | Buried conductors |
US6767789B1 (en) | 1998-06-26 | 2004-07-27 | International Business Machines Corporation | Method for interconnection between transfer devices and storage capacitors in memory cells and device formed thereby |
US6458925B1 (en) | 1998-08-03 | 2002-10-01 | University Of Maryland, Baltimore | Peptide antagonists of zonulin and methods for use of the same |
KR100304717B1 (en) | 1998-08-18 | 2001-11-15 | 김덕중 | Semiconductor device having a trench type gate and method for fabricating therefor |
US6362506B1 (en) | 1998-08-26 | 2002-03-26 | Texas Instruments Incorporated | Minimization-feasible word line structure for DRAM cell |
JP3239109B2 (en) | 1998-08-28 | 2001-12-17 | 株式会社半導体理工学研究センター | Ferroelectric nonvolatile memory and reading method therefor |
JP4322330B2 (en) * | 1998-09-04 | 2009-08-26 | エルピーダメモリ株式会社 | Manufacturing method of semiconductor integrated circuit device |
US6225669B1 (en) * | 1998-09-30 | 2001-05-01 | Advanced Micro Devices, Inc. | Non-uniform gate/dielectric field effect transistor |
DE19845003C1 (en) | 1998-09-30 | 2000-02-10 | Siemens Ag | Vertical MOS transistor in semiconductor substrate |
US6120952A (en) | 1998-10-01 | 2000-09-19 | Micron Technology, Inc. | Methods of reducing proximity effects in lithographic processes |
US6114205A (en) | 1998-10-30 | 2000-09-05 | Sony Corporation | Epitaxial channel vertical MOS transistor |
EP1003219B1 (en) | 1998-11-19 | 2011-12-28 | Qimonda AG | DRAM with stacked capacitor and buried word line |
US5977579A (en) * | 1998-12-03 | 1999-11-02 | Micron Technology, Inc. | Trench dram cell with vertical device and buried word lines |
JP2000208762A (en) | 1999-01-13 | 2000-07-28 | Sony Corp | Insulation gate field effect transistor and its manufacture |
US6383861B1 (en) | 1999-02-18 | 2002-05-07 | Micron Technology, Inc. | Method of fabricating a dual gate dielectric |
JP3973819B2 (en) * | 1999-03-08 | 2007-09-12 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
US6180494B1 (en) * | 1999-03-11 | 2001-01-30 | Micron Technology, Inc. | Integrated circuitry, methods of fabricating integrated circuitry, methods of forming local interconnects, and methods of forming conductive lines |
KR100282452B1 (en) | 1999-03-18 | 2001-02-15 | 김영환 | Semiconductor device and method for fabricating the same |
JP2001024161A (en) | 1999-04-30 | 2001-01-26 | Sony Corp | Semiconductor memory cell |
US6297106B1 (en) | 1999-05-07 | 2001-10-02 | Chartered Semiconductor Manufacturing Ltd. | Transistors with low overlap capacitance |
WO2000070622A1 (en) | 1999-05-14 | 2000-11-23 | Hitachi, Ltd. | Storage circuit |
US6306755B1 (en) | 1999-05-14 | 2001-10-23 | Koninklijke Philips Electronics N.V. (Kpenv) | Method for endpoint detection during dry etch of submicron features in a semiconductor device |
DE19928781C1 (en) | 1999-06-23 | 2000-07-06 | Siemens Ag | DRAM cell array has deep word line trenches for increasing transistor channel length and has no fixed potential word lines separating adjacent memory cells |
US6392271B1 (en) | 1999-06-28 | 2002-05-21 | Intel Corporation | Structure and process flow for fabrication of dual gate floating body integrated MOS transistors |
US6187643B1 (en) * | 1999-06-29 | 2001-02-13 | Varian Semiconductor Equipment Associates, Inc. | Simplified semiconductor device manufacturing using low energy high tilt angle and high energy post-gate ion implantation (PoGI) |
US6114735A (en) * | 1999-07-02 | 2000-09-05 | Micron Technology, Inc. | Field effect transistors and method of forming field effect transistors |
US6214670B1 (en) * | 1999-07-22 | 2001-04-10 | Taiwan Semiconductor Manufacturing Company | Method for manufacturing short-channel, metal-gate CMOS devices with superior hot carrier performance |
US6630712B2 (en) * | 1999-08-11 | 2003-10-07 | Advanced Micro Devices, Inc. | Transistor with dynamic source/drain extensions |
US6033963A (en) * | 1999-08-30 | 2000-03-07 | Taiwan Semiconductor Manufacturing Company | Method of forming a metal gate for CMOS devices using a replacement gate process |
US6461915B1 (en) * | 1999-09-01 | 2002-10-08 | Micron Technology, Inc. | Method and structure for an improved floating gate memory cell |
US6403442B1 (en) | 1999-09-02 | 2002-06-11 | Micron Technology, Inc. | Methods of forming capacitors and resultant capacitor structures |
DE19943760C1 (en) | 1999-09-13 | 2001-02-01 | Infineon Technologies Ag | DRAM cell arrangement comprises a substrate with a recess containing a storage node of a capacitor |
JP3450758B2 (en) | 1999-09-29 | 2003-09-29 | 株式会社東芝 | Method for manufacturing field effect transistor |
US6303518B1 (en) | 1999-09-30 | 2001-10-16 | Novellus Systems, Inc. | Methods to improve chemical vapor deposited fluorosilicate glass (FSG) film adhesion to metal barrier or etch stop/diffusion barrier layers |
US6255165B1 (en) * | 1999-10-18 | 2001-07-03 | Advanced Micro Devices, Inc. | Nitride plug to reduce gate edge lifting |
TW432546B (en) | 1999-11-25 | 2001-05-01 | Taiwan Semiconductor Mfg | Manufacturing method of copper damascene |
US6383879B1 (en) | 1999-12-03 | 2002-05-07 | Agere Systems Guardian Corp. | Semiconductor device having a metal gate with a work function compatible with a semiconductor device |
US6187653B1 (en) * | 1999-12-17 | 2001-02-13 | Lucent Technologies, Inc. | Method for attractive bonding of two crystalline substrates |
US6323506B1 (en) * | 1999-12-21 | 2001-11-27 | Philips Electronics North America Corporation | Self-aligned silicon carbide LMOSFET |
JP4860022B2 (en) * | 2000-01-25 | 2012-01-25 | エルピーダメモリ株式会社 | Manufacturing method of semiconductor integrated circuit device |
JP4363736B2 (en) | 2000-03-01 | 2009-11-11 | 新電元工業株式会社 | Transistor and manufacturing method thereof |
US6362508B1 (en) * | 2000-04-03 | 2002-03-26 | Tower Semiconductor Ltd. | Triple layer pre-metal dielectric structure for CMOS memory devices |
US6686616B1 (en) | 2000-05-10 | 2004-02-03 | Cree, Inc. | Silicon carbide metal-semiconductor field effect transistors |
US6399490B1 (en) | 2000-06-29 | 2002-06-04 | International Business Machines Corporation | Highly conformal titanium nitride deposition process for high aspect ratio structures |
DE10036725C2 (en) * | 2000-07-27 | 2002-11-28 | Infineon Technologies Ag | Process for producing a porous insulating layer with a low dielectric constant on a semiconductor substrate |
DE10038728A1 (en) | 2000-07-31 | 2002-02-21 | Infineon Technologies Ag | Semiconductor memory cell arrangement and method for the production thereof |
KR100892788B1 (en) | 2000-08-29 | 2009-04-10 | 보이스 스테이트 유니버시티 | Damascene double gated transistors and related manufacturing methods |
US6606597B1 (en) | 2000-09-08 | 2003-08-12 | Microsoft Corporation | Augmented-word language model |
US6495474B1 (en) * | 2000-09-11 | 2002-12-17 | Agere Systems Inc. | Method of fabricating a dielectric layer |
US6391720B1 (en) * | 2000-09-27 | 2002-05-21 | Chartered Semiconductor Manufacturing Ltd. | Process flow for a performance enhanced MOSFET with self-aligned, recessed channel |
US6340614B1 (en) | 2000-10-03 | 2002-01-22 | Vanguard International Semiconductor Corporation | Method of forming a DRAM cell |
JP2002151654A (en) | 2000-11-10 | 2002-05-24 | Sharp Corp | Dielectric capacitor element and manufacturing method therefor |
US6552401B1 (en) | 2000-11-27 | 2003-04-22 | Micron Technology | Use of gate electrode workfunction to improve DRAM refresh |
US6348385B1 (en) * | 2000-11-30 | 2002-02-19 | Chartered Semiconductor Manufacturing Ltd. | Method for a short channel CMOS transistor with small overlay capacitance using in-situ doped spacers with a low dielectric constant |
GB0029315D0 (en) | 2000-12-01 | 2001-01-17 | Koninkl Philips Electronics Nv | Method of increasing the conductivity of a transparent conductive layer |
US6621112B2 (en) * | 2000-12-06 | 2003-09-16 | Infineon Technologies Ag | DRAM with vertical transistor and trench capacitor memory cells and methods of fabrication |
JP4635333B2 (en) | 2000-12-14 | 2011-02-23 | ソニー株式会社 | Manufacturing method of semiconductor device |
US6864536B2 (en) | 2000-12-20 | 2005-03-08 | Winbond Electronics Corporation | Electrostatic discharge protection circuit |
KR100360414B1 (en) | 2001-01-05 | 2002-11-13 | 삼성전자 주식회사 | Method for forming a lower electrode of cylinder type capacitor preventing a twin bit failure |
US6300177B1 (en) | 2001-01-25 | 2001-10-09 | Chartered Semiconductor Manufacturing Inc. | Method to form transistors with multiple threshold voltages (VT) using a combination of different work function gate materials |
JP3944367B2 (en) * | 2001-02-06 | 2007-07-11 | 松下電器産業株式会社 | Method for forming insulating film and method for manufacturing semiconductor device |
KR100388682B1 (en) * | 2001-03-03 | 2003-06-25 | 삼성전자주식회사 | Storage electric terminal layer and method for forming thereof |
US6759707B2 (en) * | 2001-03-08 | 2004-07-06 | Micron Technology, Inc. | 2F2 memory device system |
DE10111755C1 (en) | 2001-03-12 | 2002-05-16 | Infineon Technologies Ag | Production of a storage cell used in DRAMs comprises using a multiple step process in which a word line contact is eventually formed to electrically connect the gate to the word line |
CA2340985A1 (en) | 2001-03-14 | 2002-09-14 | Atmos Corporation | Interleaved wordline architecture |
US6734510B2 (en) | 2001-03-15 | 2004-05-11 | Micron Technology, Ing. | Technique to mitigate short channel effects with vertical gate transistor with different gate materials |
JP4895430B2 (en) * | 2001-03-22 | 2012-03-14 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP3671854B2 (en) | 2001-04-05 | 2005-07-13 | 松下電器産業株式会社 | Surface treatment method for silicon substrate |
JP2002314072A (en) * | 2001-04-19 | 2002-10-25 | Nec Corp | Semiconductor device with high dielectric thin film and manufacturing method therefor, and film-forming method for dielectric film |
TW544911B (en) | 2001-04-26 | 2003-08-01 | Toshiba Corp | Semiconductor device |
US6498062B2 (en) * | 2001-04-27 | 2002-12-24 | Micron Technology, Inc. | DRAM access transistor |
US6509612B2 (en) * | 2001-05-04 | 2003-01-21 | International Business Machines Corporation | High dielectric constant materials as gate dielectrics (insulators) |
US6624486B2 (en) | 2001-05-23 | 2003-09-23 | International Business Machines Corporation | Method for low topography semiconductor device formation |
DE10125967C1 (en) | 2001-05-29 | 2002-07-11 | Infineon Technologies Ag | DRAM cell arrangement used for a semiconductor storage device comprises a matrix arrangement of storage cells stacked over each other as layers, and a capacitor connected to the MOS transistor |
US6888198B1 (en) | 2001-06-04 | 2005-05-03 | Advanced Micro Devices, Inc. | Straddled gate FDSOI device |
TWI230392B (en) | 2001-06-18 | 2005-04-01 | Innovative Silicon Sa | Semiconductor device |
JP4246929B2 (en) | 2001-06-29 | 2009-04-02 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
JP2003023150A (en) * | 2001-07-10 | 2003-01-24 | Sony Corp | Trench gate type semiconductor device and manufacturing method therefor |
KR100398955B1 (en) | 2001-08-02 | 2003-09-19 | 삼성전자주식회사 | Eeprom memory cell and method of forming the same |
DE10139827A1 (en) | 2001-08-14 | 2003-03-13 | Infineon Technologies Ag | Memory cell with trench capacitor and vertical selection transistor and an annular contact area formed between them |
US6800899B2 (en) | 2001-08-30 | 2004-10-05 | Micron Technology, Inc. | Vertical transistors, electrical devices containing a vertical transistor, and computer systems containing a vertical transistor |
KR100431656B1 (en) | 2001-09-11 | 2004-05-17 | 삼성전자주식회사 | Method of manufacturing semiconductor device |
JP2003092367A (en) * | 2001-09-19 | 2003-03-28 | Oki Electric Ind Co Ltd | Method of manufacturing semiconductor device |
US6825093B2 (en) | 2001-09-28 | 2004-11-30 | Infineon Technologies Ag | Process window enhancement for deep trench spacer conservation |
KR100436287B1 (en) | 2001-11-17 | 2004-06-16 | 주식회사 하이닉스반도체 | Transistor of a semiconductor device and method of manufacturing thereof |
US6724028B2 (en) * | 2001-12-10 | 2004-04-20 | Hans Gude Gudesen | Matrix-addressable array of integrated transistor/memory structures |
US6630720B1 (en) | 2001-12-26 | 2003-10-07 | Advanced Micro Devices, Inc. | Asymmetric semiconductor device having dual work function gate and method of fabrication |
US6563183B1 (en) * | 2001-12-31 | 2003-05-13 | Advanced Micro Devices, Inc. | Gate array with multiple dielectric properties and method for forming same |
US6858500B2 (en) | 2002-01-16 | 2005-02-22 | Fuji Electric Co., Ltd. | Semiconductor device and its manufacturing method |
US6656748B2 (en) | 2002-01-31 | 2003-12-02 | Texas Instruments Incorporated | FeRAM capacitor post stack etch clean/repair |
DE10208249B4 (en) | 2002-02-26 | 2006-09-14 | Infineon Technologies Ag | Semiconductor memory with vertical selection transistor |
US6515325B1 (en) | 2002-03-06 | 2003-02-04 | Micron Technology, Inc. | Nanotube semiconductor devices and methods for making the same |
US6661042B2 (en) | 2002-03-11 | 2003-12-09 | Monolithic System Technology, Inc. | One-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region |
US6586808B1 (en) * | 2002-06-06 | 2003-07-01 | Advanced Micro Devices, Inc. | Semiconductor device having multi-work function gate electrode and multi-segment gate dielectric |
AU2003247513A1 (en) | 2002-06-10 | 2003-12-22 | Amberwave Systems Corporation | Growing source and drain elements by selecive epitaxy |
DE10226583B4 (en) | 2002-06-14 | 2010-07-08 | Qimonda Ag | DRAM memory cell for fast read / write access and memory cell array |
US6756625B2 (en) | 2002-06-21 | 2004-06-29 | Micron Technology, Inc. | Memory cell and method for forming the same |
US7221596B2 (en) | 2002-07-05 | 2007-05-22 | Impinj, Inc. | pFET nonvolatile memory |
JP3934507B2 (en) | 2002-08-08 | 2007-06-20 | 株式会社東芝 | Semiconductor memory device and manufacturing method of semiconductor memory device |
US7071043B2 (en) | 2002-08-15 | 2006-07-04 | Micron Technology, Inc. | Methods of forming a field effect transistor having source/drain material over insulative material |
US6914289B2 (en) | 2002-08-15 | 2005-07-05 | Intel Corporation | Hourglass ram |
US20040034587A1 (en) | 2002-08-19 | 2004-02-19 | Amberson Matthew Gilbert | System and method for calculating intra-period volatility |
US6838723B2 (en) | 2002-08-29 | 2005-01-04 | Micron Technology, Inc. | Merged MOS-bipolar capacitor memory cell |
US6818947B2 (en) * | 2002-09-19 | 2004-11-16 | Fairchild Semiconductor Corporation | Buried gate-field termination structure |
US6645869B1 (en) | 2002-09-26 | 2003-11-11 | Vanguard International Semiconductor Corporation | Etching back process to improve topographic planarization of a polysilicon layer |
US7033891B2 (en) * | 2002-10-03 | 2006-04-25 | Fairchild Semiconductor Corporation | Trench gate laterally diffused MOSFET devices and methods for making such devices |
US6753228B2 (en) | 2002-10-15 | 2004-06-22 | Semiconductor Components Industries, L.L.C. | Method of forming a low resistance semiconductor device and structure therefor |
TW588413B (en) | 2002-11-07 | 2004-05-21 | Winbond Electronics Corp | Manufacturing method and device of memory with different depths of isolation trench |
KR100481867B1 (en) | 2002-11-11 | 2005-04-11 | 삼성전자주식회사 | Ferroelectric capacitor and method for fabricating the same |
US6645818B1 (en) * | 2002-11-13 | 2003-11-11 | Chartered Semiconductor Manufacturing Ltd. | Method to fabricate dual-metal gate for N- and P-FETs |
US7250650B2 (en) | 2002-11-21 | 2007-07-31 | Infineon Technologies Ag | Field-effect transistor structure and associated semiconductor memory cell |
US7030436B2 (en) | 2002-12-04 | 2006-04-18 | Micron Technology, Inc. | Embedded DRAM gain memory cell having MOS transistor body provided with a bi-polar transistor charge injecting means |
KR100521369B1 (en) * | 2002-12-18 | 2005-10-12 | 삼성전자주식회사 | High speed and low power consumption semiconductor device and method for fabricating the same |
TW574746B (en) | 2002-12-19 | 2004-02-01 | Taiwan Semiconductor Mfg | Method for manufacturing MOSFET with recessed channel |
TWI231042B (en) | 2002-12-27 | 2005-04-11 | Wintek Corp | Method and device to promote the yield rate and uniformity of AMOLED panel |
KR20040061967A (en) | 2002-12-31 | 2004-07-07 | 동부전자 주식회사 | Method for forming isolation layer of semiconductor device |
TW578274B (en) * | 2003-01-17 | 2004-03-01 | Nanya Technology Corp | Vertical flash memory cell with tip-shape floating gate and method therefor |
JP4502173B2 (en) | 2003-02-03 | 2010-07-14 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP2004247656A (en) | 2003-02-17 | 2004-09-02 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
US6956256B2 (en) | 2003-03-04 | 2005-10-18 | Micron Technology Inc. | Vertical gain cell |
JP2004281736A (en) | 2003-03-17 | 2004-10-07 | Nec Electronics Corp | Semiconductor memory device |
TW578328B (en) | 2003-03-28 | 2004-03-01 | Gemtek Technology Co Ltd | Dual-frequency inverted-F antenna |
KR100480645B1 (en) | 2003-04-01 | 2005-03-31 | 삼성전자주식회사 | Method for manufacturing SONOS memory device with twin-ONO by reverse self-aligning process |
FR2853319B1 (en) * | 2003-04-03 | 2005-05-06 | Rhodia Chimie Sa | RETICULABLE COMPOSITION FOR BATTERY ELECTROLYTE |
US6720232B1 (en) * | 2003-04-10 | 2004-04-13 | Taiwan Semiconductor Manufacturing Company | Method of fabricating an embedded DRAM for metal-insulator-metal (MIM) capacitor structure |
US6967143B2 (en) | 2003-04-30 | 2005-11-22 | Freescale Semiconductor, Inc. | Semiconductor fabrication process with asymmetrical conductive spacers |
TW587338B (en) | 2003-05-06 | 2004-05-11 | Mosel Vitelic Inc | Stop structure of trench type DMOS device and its formation method |
JP2004335031A (en) | 2003-05-09 | 2004-11-25 | Toshiba Corp | Semiconductor storage device |
JP3913709B2 (en) | 2003-05-09 | 2007-05-09 | 株式会社東芝 | Semiconductor memory device |
KR100568854B1 (en) | 2003-06-17 | 2006-04-10 | 삼성전자주식회사 | Method for forming transistor with recess channel for use in semiconductor memory |
US7105406B2 (en) * | 2003-06-20 | 2006-09-12 | Sandisk Corporation | Self aligned non-volatile memory cell and process for fabrication |
US6818515B1 (en) | 2003-06-23 | 2004-11-16 | Promos Technologies Inc. | Method for fabricating semiconductor device with loop line pattern structure |
KR100511045B1 (en) | 2003-07-14 | 2005-08-30 | 삼성전자주식회사 | Integration method of a semiconductor device having a recessed gate electrode |
US7335934B2 (en) | 2003-07-22 | 2008-02-26 | Innovative Silicon S.A. | Integrated circuit device, and method of fabricating same |
US7326619B2 (en) | 2003-08-20 | 2008-02-05 | Samsung Electronics Co., Ltd. | Method of manufacturing integrated circuit device including recessed channel transistor |
US6784069B1 (en) * | 2003-08-29 | 2004-08-31 | Micron Technology, Inc. | Permeable capacitor electrode |
US7067385B2 (en) | 2003-09-04 | 2006-06-27 | Micron Technology, Inc. | Support for vertically oriented capacitors during the formation of a semiconductor device |
US7125781B2 (en) | 2003-09-04 | 2006-10-24 | Micron Technology, Inc. | Methods of forming capacitor devices |
KR100546378B1 (en) | 2003-09-09 | 2006-01-26 | 삼성전자주식회사 | Method of manufacturing transistor having recessed channel |
US6844591B1 (en) * | 2003-09-17 | 2005-01-18 | Micron Technology, Inc. | Method of forming DRAM access transistors |
JP2005093808A (en) | 2003-09-18 | 2005-04-07 | Fujio Masuoka | Memory cell unit, nonvolatile semiconductor memory device having it and driving method of memory cell array |
US7184298B2 (en) | 2003-09-24 | 2007-02-27 | Innovative Silicon S.A. | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US7468311B2 (en) | 2003-09-30 | 2008-12-23 | Tokyo Electron Limited | Deposition of silicon-containing films from hexachlorodisilane |
JP2005142203A (en) | 2003-11-04 | 2005-06-02 | Elpida Memory Inc | Semiconductor device and its manufacturing method |
US20050104156A1 (en) | 2003-11-13 | 2005-05-19 | Texas Instruments Incorporated | Forming a semiconductor structure in manufacturing a semiconductor device using one or more epitaxial growth processes |
KR100521383B1 (en) | 2003-11-17 | 2005-10-12 | 삼성전자주식회사 | Semiconductor device with source/drain formed on isolation layers and method of fabricating the same |
JP2005175090A (en) | 2003-12-09 | 2005-06-30 | Toshiba Corp | Semiconductor memory device and its manufacturing method |
KR100518606B1 (en) | 2003-12-19 | 2005-10-04 | 삼성전자주식회사 | Method for fabricating a recess channel array transistor using a mask layer having high etch selectivity for silicon substrate |
JP4342970B2 (en) | 2004-02-02 | 2009-10-14 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
KR100540371B1 (en) | 2004-03-02 | 2006-01-11 | 이태복 | Semiconductor device of high breakdown voltage and manufacturing method thereof |
US7262089B2 (en) * | 2004-03-11 | 2007-08-28 | Micron Technology, Inc. | Methods of forming semiconductor structures |
KR100614240B1 (en) | 2004-06-10 | 2006-08-18 | 삼성전자주식회사 | Semiconductor devices including a field effect transistor and methods of the same |
US7042009B2 (en) | 2004-06-30 | 2006-05-09 | Intel Corporation | High mobility tri-gate devices and methods of fabrication |
US7160788B2 (en) * | 2004-08-23 | 2007-01-09 | Micron Technology, Inc. | Methods of forming integrated circuits |
US7122425B2 (en) * | 2004-08-24 | 2006-10-17 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
US7202127B2 (en) | 2004-08-27 | 2007-04-10 | Micron Technology, Inc. | Methods of forming a plurality of capacitors |
US7151040B2 (en) | 2004-08-31 | 2006-12-19 | Micron Technology, Inc. | Methods for increasing photo alignment margins |
US7547945B2 (en) | 2004-09-01 | 2009-06-16 | Micron Technology, Inc. | Transistor devices, transistor structures and semiconductor constructions |
US7442976B2 (en) | 2004-09-01 | 2008-10-28 | Micron Technology, Inc. | DRAM cells with vertical transistors |
US7285812B2 (en) * | 2004-09-02 | 2007-10-23 | Micron Technology, Inc. | Vertical transistors |
US7655387B2 (en) | 2004-09-02 | 2010-02-02 | Micron Technology, Inc. | Method to align mask patterns |
US7115525B2 (en) | 2004-09-02 | 2006-10-03 | Micron Technology, Inc. | Method for integrated circuit fabrication using pitch multiplication |
JP4083160B2 (en) | 2004-10-04 | 2008-04-30 | 株式会社東芝 | Semiconductor memory device and driving method of FBC memory cell |
US7608503B2 (en) | 2004-11-22 | 2009-10-27 | Macronix International Co., Ltd. | Side wall active pin memory and manufacturing method |
US20060113588A1 (en) | 2004-11-29 | 2006-06-01 | Sillicon-Based Technology Corp. | Self-aligned trench-type DMOS transistor structure and its manufacturing methods |
KR100640616B1 (en) | 2004-12-21 | 2006-11-01 | 삼성전자주식회사 | Field effect transistor structure comprising a buried gate pattern and method of manufacturing a semiconductor device comprising the field effect transistor structure |
US7211474B2 (en) | 2005-01-18 | 2007-05-01 | International Business Machines Corporation | SOI device with body contact self-aligned to gate |
US20060167741A1 (en) | 2005-01-25 | 2006-07-27 | Cisco Technology, Inc. | System and method for designing a supply chain |
DE102005008478B3 (en) | 2005-02-24 | 2006-10-26 | Infineon Technologies Ag | Process for the preparation of sublithographic structures |
JP2006237455A (en) | 2005-02-28 | 2006-09-07 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
US7244659B2 (en) | 2005-03-10 | 2007-07-17 | Micron Technology, Inc. | Integrated circuits and methods of forming a field effect transistor |
US7390746B2 (en) | 2005-03-15 | 2008-06-24 | Micron Technology, Inc. | Multiple deposition for integration of spacers in pitch multiplication process |
US7253118B2 (en) | 2005-03-15 | 2007-08-07 | Micron Technology, Inc. | Pitch reduced patterns relative to photolithography features |
US7384849B2 (en) * | 2005-03-25 | 2008-06-10 | Micron Technology, Inc. | Methods of forming recessed access devices associated with semiconductor constructions |
US7611944B2 (en) | 2005-03-28 | 2009-11-03 | Micron Technology, Inc. | Integrated circuit fabrication |
JP4541220B2 (en) | 2005-04-13 | 2010-09-08 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor integrated circuit device |
US7214621B2 (en) * | 2005-05-18 | 2007-05-08 | Micron Technology, Inc. | Methods of forming devices associated with semiconductor constructions |
US7429536B2 (en) | 2005-05-23 | 2008-09-30 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
US7560390B2 (en) | 2005-06-02 | 2009-07-14 | Micron Technology, Inc. | Multiple spacer steps for pitch multiplication |
US7396781B2 (en) | 2005-06-09 | 2008-07-08 | Micron Technology, Inc. | Method and apparatus for adjusting feature size and position |
JP2006352005A (en) | 2005-06-20 | 2006-12-28 | Toshiba Corp | Ferroelectric storage device and method for manufacturing the same |
US7517741B2 (en) | 2005-06-30 | 2009-04-14 | Freescale Semiconductor, Inc. | Single transistor memory cell with reduced recombination rates |
US7282401B2 (en) | 2005-07-08 | 2007-10-16 | Micron Technology, Inc. | Method and apparatus for a self-aligned recessed access device (RAD) transistor gate |
US7413981B2 (en) | 2005-07-29 | 2008-08-19 | Micron Technology, Inc. | Pitch doubled circuit layout |
US7199005B2 (en) * | 2005-08-02 | 2007-04-03 | Micron Technology, Inc. | Methods of forming pluralities of capacitors |
US7867851B2 (en) * | 2005-08-30 | 2011-01-11 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
US7696567B2 (en) | 2005-08-31 | 2010-04-13 | Micron Technology, Inc | Semiconductor memory device |
US7393789B2 (en) | 2005-09-01 | 2008-07-01 | Micron Technology, Inc. | Protective coating for planarization |
US7687342B2 (en) | 2005-09-01 | 2010-03-30 | Micron Technology, Inc. | Method of manufacturing a memory device |
US7867845B2 (en) | 2005-09-01 | 2011-01-11 | Micron Technology, Inc. | Transistor gate forming methods and transistor structures |
JP4773182B2 (en) | 2005-10-28 | 2011-09-14 | エルピーダメモリ株式会社 | Manufacturing method of semiconductor device |
US7350441B2 (en) | 2005-11-15 | 2008-04-01 | 3M Innovative Properties Company | Cutting tool having variable movement at two simultaneously independent speeds in an x-direction into a work piece for making microstructures |
KR100843139B1 (en) | 2005-12-15 | 2008-07-02 | 삼성전자주식회사 | Multi-level dynamic memory device having open bit line structure and driving method thereof |
US7495294B2 (en) * | 2005-12-21 | 2009-02-24 | Sandisk Corporation | Flash devices with shared word lines |
TWI293207B (en) | 2006-01-11 | 2008-02-01 | Promos Technologies Inc | Dynamic random access memory structure and method for preparing the smae |
US7700441B2 (en) * | 2006-02-02 | 2010-04-20 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
US7476933B2 (en) | 2006-03-02 | 2009-01-13 | Micron Technology, Inc. | Vertical gated access transistor |
US7495946B2 (en) * | 2006-03-02 | 2009-02-24 | Infineon Technologies Ag | Phase change memory fabricated using self-aligned processing |
US7349232B2 (en) * | 2006-03-15 | 2008-03-25 | Micron Technology, Inc. | 6F2 DRAM cell design with 3F-pitch folded digitline sense amplifier |
US7351666B2 (en) | 2006-03-17 | 2008-04-01 | International Business Machines Corporation | Layout and process to contact sub-lithographic structures |
US7902074B2 (en) | 2006-04-07 | 2011-03-08 | Micron Technology, Inc. | Simplified pitch doubling process flow |
US8003310B2 (en) | 2006-04-24 | 2011-08-23 | Micron Technology, Inc. | Masking techniques and templates for dense semiconductor fabrication |
US7488685B2 (en) | 2006-04-25 | 2009-02-10 | Micron Technology, Inc. | Process for improving critical dimension uniformity of integrated circuit arrays |
JP2008004738A (en) | 2006-06-22 | 2008-01-10 | Elpida Memory Inc | Semiconductor device and method of manufacturing the same |
JP2008021809A (en) * | 2006-07-12 | 2008-01-31 | Elpida Memory Inc | Semiconductor device, and its manufacturing method |
US7602001B2 (en) | 2006-07-17 | 2009-10-13 | Micron Technology, Inc. | Capacitorless one transistor DRAM cell, integrated circuitry comprising an array of capacitorless one transistor DRAM cells, and method of forming lines of capacitorless one transistor DRAM cells |
US7755132B2 (en) | 2006-08-16 | 2010-07-13 | Sandisk Corporation | Nonvolatile memories with shaped floating gates |
US7772632B2 (en) | 2006-08-21 | 2010-08-10 | Micron Technology, Inc. | Memory arrays and methods of fabricating memory arrays |
US7589995B2 (en) | 2006-09-07 | 2009-09-15 | Micron Technology, Inc. | One-transistor memory cell with bias gate |
US7732275B2 (en) | 2007-03-29 | 2010-06-08 | Sandisk Corporation | Methods of forming NAND flash memory with fixed charge |
US7495282B2 (en) * | 2007-01-12 | 2009-02-24 | Sandisk Corporation | NAND memory with virtual channel |
US7619311B2 (en) | 2007-02-02 | 2009-11-17 | Macronix International Co., Ltd. | Memory cell device with coplanar electrode surface and method |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US8563229B2 (en) * | 2007-07-31 | 2013-10-22 | Micron Technology, Inc. | Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures |
US7684245B2 (en) * | 2007-10-30 | 2010-03-23 | Atmel Corporation | Non-volatile memory array architecture with joined word lines |
KR101374323B1 (en) | 2008-01-07 | 2014-03-17 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the same |
US7759193B2 (en) | 2008-07-09 | 2010-07-20 | Micron Technology, Inc. | Methods of forming a plurality of capacitors |
US8859367B2 (en) * | 2010-07-09 | 2014-10-14 | Micron Technology, Inc. | Gate constructions of recessed access devices and methods of forming gate constructions of recessed access devices |
-
2005
- 2005-08-30 US US11/215,477 patent/US7867851B2/en not_active Expired - Fee Related
-
2006
- 2006-08-10 WO PCT/US2006/031555 patent/WO2007027416A1/en active Application Filing
- 2006-08-21 TW TW095130582A patent/TWI368262B/en active
-
2010
- 2010-12-15 US US12/969,418 patent/US8426273B2/en active Active
-
2013
- 2013-04-17 US US13/865,117 patent/US8877589B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1986003341A1 (en) * | 1984-11-27 | 1986-06-05 | American Telephone & Telegraph Company | Trench transistor |
US5972754A (en) * | 1998-06-10 | 1999-10-26 | Mosel Vitelic, Inc. | Method for fabricating MOSFET having increased effective gate length |
EP1391939A1 (en) * | 2001-05-30 | 2004-02-25 | Sony Corporation | Method for manufacturing channel gate type field effect transistor |
US20040266081A1 (en) * | 2003-06-25 | 2004-12-30 | Chang-Woo Oh | Methods of forming field effect transistors including raised source/drain regions |
Also Published As
Publication number | Publication date |
---|---|
US8877589B2 (en) | 2014-11-04 |
US20110086476A1 (en) | 2011-04-14 |
US8426273B2 (en) | 2013-04-23 |
TW200710961A (en) | 2007-03-16 |
US20070048942A1 (en) | 2007-03-01 |
US7867851B2 (en) | 2011-01-11 |
TWI368262B (en) | 2012-07-11 |
US20130230957A1 (en) | 2013-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8877589B2 (en) | Methods of forming field effect transistors on substrates | |
KR100402381B1 (en) | Cmos transistor having germanium-contained policrystalline silicon gate and method of forming the same | |
US8865539B2 (en) | Fully depleted SOI multiple threshold voltage application | |
US8642418B2 (en) | Method of manufacturing semiconductor device with offset sidewall structure | |
US5963803A (en) | Method of making N-channel and P-channel IGFETs with different gate thicknesses and spacer widths | |
EP1872407B1 (en) | Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled cmos devices | |
US8372706B2 (en) | Semiconductor device fabrication method including hard mask and sacrificial spacer elements | |
US6528381B2 (en) | Method of forming silicide | |
US7645687B2 (en) | Method to fabricate variable work function gates for FUSI devices | |
US20060273409A1 (en) | High performance CMOS with metal-gate and Schottky source/drain | |
US6573160B2 (en) | Method of recrystallizing an amorphous region of a semiconductor | |
US7338865B2 (en) | Method for manufacturing dual work function gate electrodes through local thickness-limited silicidation | |
US7799628B2 (en) | Advanced metal gate method and device | |
US6417565B1 (en) | Semiconductor device and method for producing same | |
US7163878B2 (en) | Ultra-shallow arsenic junction formation in silicon germanium | |
KR100568077B1 (en) | Method for manufacturing semiconductor device | |
US20080135945A1 (en) | Semiconductor device having a silicided gate electrode and method of manufacture therefor | |
KR20080098421A (en) | Semiconductor device and method for manufacturing the same | |
US6124187A (en) | Method of fabricating semiconductor device | |
Aoyama et al. | Proposal of new HfSiON CMOS fabrication process (HAMDAMA) for low standby power device | |
US6780700B2 (en) | Method of fabricating deep sub-micron CMOS source/drain with MDD and selective CVD silicide | |
US6905923B1 (en) | Offset spacer process for forming N-type transistors | |
JPS6165470A (en) | Semiconductor ic device | |
US6197672B1 (en) | Method for forming polycide dual gate | |
US20030092249A1 (en) | Lightly-insitu-doped amorphous silicon applied in DRAM gates |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
DPE2 | Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06801373 Country of ref document: EP Kind code of ref document: A1 |