WO2007050288A3 - Multiple device types including an inverted-t channel transistor and method therefor - Google Patents
Multiple device types including an inverted-t channel transistor and method therefor Download PDFInfo
- Publication number
- WO2007050288A3 WO2007050288A3 PCT/US2006/039651 US2006039651W WO2007050288A3 WO 2007050288 A3 WO2007050288 A3 WO 2007050288A3 US 2006039651 W US2006039651 W US 2006039651W WO 2007050288 A3 WO2007050288 A3 WO 2007050288A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- inverted
- active region
- channel transistor
- method therefor
- types including
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
Abstract
A method for making a semiconductor device (10) is provided. The method includes forming a first transistor (94) with a vertical active region (56) and a horizontal active region (54) extending on both sides of the vertical active region (56). The method further includes forming a second transistor (96) with a vertical active region (58). The method further includes forming a third transistor (98) with a vertical active region (60) and a horizontal active region (54) extending on only one side of the vertical active region (60).
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008537740A JP5283507B2 (en) | 2005-10-25 | 2006-10-10 | Plural types of devices including inverted T-channel transistors and methods of manufacturing the same |
KR1020087009819A KR101313473B1 (en) | 2005-10-25 | 2006-10-10 | Multiple device types including an inverted-t channel transistor and method therefor |
EP06816683A EP1943671A4 (en) | 2005-10-25 | 2006-10-10 | Multiple device types including an inverted-t channel transistor and method therefor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/257,972 US7452768B2 (en) | 2005-10-25 | 2005-10-25 | Multiple device types including an inverted-T channel transistor and method therefor |
US11/257,972 | 2005-10-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007050288A2 WO2007050288A2 (en) | 2007-05-03 |
WO2007050288A3 true WO2007050288A3 (en) | 2008-01-03 |
Family
ID=37968335
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/039651 WO2007050288A2 (en) | 2005-10-25 | 2006-10-10 | Multiple device types including an inverted-t channel transistor and method therefor |
Country Status (6)
Country | Link |
---|---|
US (2) | US7452768B2 (en) |
EP (1) | EP1943671A4 (en) |
JP (1) | JP5283507B2 (en) |
KR (1) | KR101313473B1 (en) |
TW (1) | TWI420603B (en) |
WO (1) | WO2007050288A2 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070166971A1 (en) * | 2006-01-17 | 2007-07-19 | Atmel Corporation | Manufacturing of silicon structures smaller than optical resolution limits |
US20070166903A1 (en) * | 2006-01-17 | 2007-07-19 | Bohumil Lojek | Semiconductor structures formed by stepperless manufacturing |
KR101108711B1 (en) * | 2007-08-23 | 2012-01-30 | 삼성전자주식회사 | Structure of active pattern and method of forming the same, non-volatile memory device and method of manufacturing the same |
WO2009044236A1 (en) * | 2007-10-03 | 2009-04-09 | Freescale Semiconductor, Inc. | Method of forming an inverted t shaped channel structure for an inverted t channel field effect transistor device |
US7820512B2 (en) * | 2007-12-28 | 2010-10-26 | Intel Corporation | Spacer patterned augmentation of tri-gate transistor gate length |
US9245805B2 (en) * | 2009-09-24 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Germanium FinFETs with metal gates and stressors |
US20110291188A1 (en) * | 2010-05-25 | 2011-12-01 | International Business Machines Corporation | Strained finfet |
US8987831B2 (en) | 2012-01-12 | 2015-03-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | SRAM cells and arrays |
CN103367432B (en) * | 2012-03-31 | 2016-02-03 | 中芯国际集成电路制造(上海)有限公司 | Multiple gate field effect transistor and manufacture method thereof |
US9583398B2 (en) | 2012-06-29 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit having FinFETS with different fin profiles |
JP2015053477A (en) * | 2013-08-05 | 2015-03-19 | 株式会社半導体エネルギー研究所 | Semiconductor device and method for manufacturing the same |
US9373550B2 (en) | 2014-04-23 | 2016-06-21 | International Business Machines Corporation | Selectively degrading current resistance of field effect transistor devices |
US9391065B1 (en) | 2015-06-29 | 2016-07-12 | Globalfoundries Inc. | Electrostatic discharge and passive structures integrated in a vertical gate fin-type field effect diode |
US9893171B2 (en) | 2016-06-03 | 2018-02-13 | International Business Machines Corporation | Fin field effect transistor fabrication and devices having inverted T-shaped gate |
US10396075B2 (en) * | 2017-05-01 | 2019-08-27 | International Business Machines Corporation | Very narrow aspect ratio trapping trench structure with smooth trench sidewalls |
US10741566B2 (en) | 2018-06-26 | 2020-08-11 | Micron Technology, Inc. | Integrated arrangements of pull-up transistors and pull-down transistors, and integrated static memory |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5654218A (en) * | 1995-05-12 | 1997-08-05 | Lg Semicon Co., Ltd. | Method of manufacturing inverse t-shaped transistor |
US20020036347A1 (en) * | 1998-10-28 | 2002-03-28 | Theodore W Houston | Local interconnect structures and methods |
US20050023633A1 (en) * | 2003-08-01 | 2005-02-03 | Yee-Chia Yeo | Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors |
US6864519B2 (en) * | 2002-11-26 | 2005-03-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | CMOS SRAM cell configured using multiple-gate transistors |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5738731A (en) | 1993-11-19 | 1998-04-14 | Mega Chips Corporation | Photovoltaic device |
JP2571004B2 (en) * | 1993-12-22 | 1997-01-16 | 日本電気株式会社 | Thin film transistor |
JPH0878537A (en) * | 1994-09-02 | 1996-03-22 | Fujitsu Ltd | Static semiconductor memory |
US6140684A (en) * | 1997-06-24 | 2000-10-31 | Stmicroelectronic, Inc. | SRAM cell structure with dielectric sidewall spacers and drain and channel regions defined along sidewall spacers |
US6034417A (en) | 1998-05-08 | 2000-03-07 | Micron Technology, Inc. | Semiconductor structure having more usable substrate area and method for forming same |
US6630712B2 (en) | 1999-08-11 | 2003-10-07 | Advanced Micro Devices, Inc. | Transistor with dynamic source/drain extensions |
US6252284B1 (en) | 1999-12-09 | 2001-06-26 | International Business Machines Corporation | Planarized silicon fin device |
US6413802B1 (en) | 2000-10-23 | 2002-07-02 | The Regents Of The University Of California | Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture |
US6475890B1 (en) | 2001-02-12 | 2002-11-05 | Advanced Micro Devices, Inc. | Fabrication of a field effect transistor with an upside down T-shaped semiconductor pillar in SOI technology |
JP2003229575A (en) | 2002-02-04 | 2003-08-15 | Hitachi Ltd | Integrated semiconductor device and manufacturing method therefor |
US20040059703A1 (en) | 2002-09-23 | 2004-03-25 | Jerry Chappell | Cascading behavior of package generation/installation based on variable parameters |
CN100351994C (en) * | 2002-12-19 | 2007-11-28 | 国际商业机器公司 | FinFET SRAM cell using invested FinFET thin film transistors |
JP2004214413A (en) | 2002-12-27 | 2004-07-29 | Toshiba Corp | Semiconductor device |
JP2005005465A (en) | 2003-06-11 | 2005-01-06 | Toshiba Corp | Semiconductor storage device and manufacturing method therefor |
US6867433B2 (en) * | 2003-04-30 | 2005-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
US6909147B2 (en) | 2003-05-05 | 2005-06-21 | International Business Machines Corporation | Multi-height FinFETS |
US7192876B2 (en) | 2003-05-22 | 2007-03-20 | Freescale Semiconductor, Inc. | Transistor with independent gate structures |
KR100496891B1 (en) | 2003-08-14 | 2005-06-23 | 삼성전자주식회사 | Silicon fin for finfet and method for fabricating the same |
WO2005036651A1 (en) * | 2003-10-09 | 2005-04-21 | Nec Corporation | Semiconductor device and production method therefor |
WO2005064682A1 (en) | 2003-12-08 | 2005-07-14 | International Business Machines Corporation | Semiconductor memory device with increased node capacitance |
US7388258B2 (en) * | 2003-12-10 | 2008-06-17 | International Business Machines Corporation | Sectional field effect devices |
US7385247B2 (en) | 2004-01-17 | 2008-06-10 | Samsung Electronics Co., Ltd. | At least penta-sided-channel type of FinFET transistor |
US7060539B2 (en) | 2004-03-01 | 2006-06-13 | International Business Machines Corporation | Method of manufacture of FinFET devices with T-shaped fins and devices manufactured thereby |
WO2005094254A2 (en) | 2004-03-17 | 2005-10-13 | The Board Of Trustees Of The Leland Stanford Junior University | Crystalline-type device and approach therefor |
KR100549008B1 (en) | 2004-03-17 | 2006-02-02 | 삼성전자주식회사 | method of fabricating a fin field effect transistor using an isotropic etching technique |
KR100541054B1 (en) | 2004-03-23 | 2006-01-11 | 삼성전자주식회사 | Method of fabricating a three dimensional MOSFET employing a hardmask spacer |
US7098477B2 (en) | 2004-04-23 | 2006-08-29 | International Business Machines Corporation | Structure and method of manufacturing a finFET device having stacked fins |
US7122412B2 (en) | 2004-04-30 | 2006-10-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a necked FINFET device |
US6972461B1 (en) * | 2004-06-30 | 2005-12-06 | International Business Machines Corporation | Channel MOSFET with strained silicon channel on strained SiGe |
US7193279B2 (en) | 2005-01-18 | 2007-03-20 | Intel Corporation | Non-planar MOS structure with a strained channel region |
US7589387B2 (en) | 2005-10-05 | 2009-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | SONOS type two-bit FinFET flash memory cell |
KR100653711B1 (en) | 2005-11-14 | 2006-12-05 | 삼성전자주식회사 | Schottky barrier finfet device and fabrication method thereof |
US7564081B2 (en) | 2005-11-30 | 2009-07-21 | International Business Machines Corporation | finFET structure with multiply stressed gate electrode |
-
2005
- 2005-10-25 US US11/257,972 patent/US7452768B2/en active Active
-
2006
- 2006-10-10 KR KR1020087009819A patent/KR101313473B1/en active IP Right Grant
- 2006-10-10 WO PCT/US2006/039651 patent/WO2007050288A2/en active Application Filing
- 2006-10-10 EP EP06816683A patent/EP1943671A4/en not_active Withdrawn
- 2006-10-10 JP JP2008537740A patent/JP5283507B2/en active Active
- 2006-10-16 TW TW095138069A patent/TWI420603B/en active
-
2008
- 2008-10-15 US US12/251,746 patent/US8643066B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5654218A (en) * | 1995-05-12 | 1997-08-05 | Lg Semicon Co., Ltd. | Method of manufacturing inverse t-shaped transistor |
US20020036347A1 (en) * | 1998-10-28 | 2002-03-28 | Theodore W Houston | Local interconnect structures and methods |
US6864519B2 (en) * | 2002-11-26 | 2005-03-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | CMOS SRAM cell configured using multiple-gate transistors |
US20050023633A1 (en) * | 2003-08-01 | 2005-02-03 | Yee-Chia Yeo | Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors |
Also Published As
Publication number | Publication date |
---|---|
US8643066B2 (en) | 2014-02-04 |
KR20080061375A (en) | 2008-07-02 |
US20070093054A1 (en) | 2007-04-26 |
KR101313473B1 (en) | 2013-10-01 |
EP1943671A2 (en) | 2008-07-16 |
TWI420603B (en) | 2013-12-21 |
JP5283507B2 (en) | 2013-09-04 |
US7452768B2 (en) | 2008-11-18 |
EP1943671A4 (en) | 2009-12-30 |
TW200733245A (en) | 2007-09-01 |
WO2007050288A2 (en) | 2007-05-03 |
JP2009514214A (en) | 2009-04-02 |
US20090039418A1 (en) | 2009-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007050288A3 (en) | Multiple device types including an inverted-t channel transistor and method therefor | |
WO2007050317A3 (en) | A method of making an inverted-t channel transistor | |
TW200711005A (en) | Method of forming a semiconductor device having asymmetric dielectric regions and structure thereof | |
TW200742045A (en) | Semiconductor device having a recess channel transistor | |
WO2006028775A3 (en) | Dram transistor with a gate buried in the substrate and method of forming thereof | |
WO2006096749A3 (en) | Semiconductor device manufacture using a sidewall spacer etchback | |
TW200707632A (en) | Semiconductor device and forming method thereof | |
TW200633125A (en) | Semiconductor device and method of semiconductor device | |
WO2005086237A3 (en) | Ldmos transistor and method of making the same | |
TW200644224A (en) | Semiconductor device and method for manufacturing the same | |
WO2005094534A3 (en) | A semiconductor device having a silicided gate electrode and method of manufacture therefor | |
WO2006023185A3 (en) | Transistor structure with stress modification and capacitive reduction feature in a channel direction and method thereof | |
TW200625471A (en) | Semiconductor device employing an extension spacer and method of forming the same | |
TW200644223A (en) | Semiconductor device and method for manufacturing the same | |
TW200635037A (en) | Semiconductor device with increased channel length and method for fabricating the same | |
GB0508407D0 (en) | Alignment of trench for MOS | |
TW200737515A (en) | Semiconductor device with increased channel area and decreased leakage current | |
TW200741978A (en) | Stressor integration and method thereof | |
TW200627641A (en) | Semiconductor device | |
TW200731509A (en) | Semiconductor device and manufacturing method thereof | |
TWI266360B (en) | An integrated circuit device, microelectronic device and method of fabricating the same | |
TW200717704A (en) | Method of forming a trench semiconductor device and structure therefor | |
TW200634977A (en) | Method of forming transistor using step sti profile in memory device | |
WO2009031076A3 (en) | A transistor and a method of manufacturing the same | |
TW200715563A (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006816683 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2008537740 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087009819 Country of ref document: KR |
|
NENP | Non-entry into the national phase |
Ref country code: DE |