WO2007109133A2 - Improved chip-scale package - Google Patents

Improved chip-scale package Download PDF

Info

Publication number
WO2007109133A2
WO2007109133A2 PCT/US2007/006633 US2007006633W WO2007109133A2 WO 2007109133 A2 WO2007109133 A2 WO 2007109133A2 US 2007006633 W US2007006633 W US 2007006633W WO 2007109133 A2 WO2007109133 A2 WO 2007109133A2
Authority
WO
WIPO (PCT)
Prior art keywords
passivation
package
die
power electrode
package according
Prior art date
Application number
PCT/US2007/006633
Other languages
French (fr)
Other versions
WO2007109133A3 (en
WO2007109133B1 (en
Inventor
Martin Standing
Original Assignee
International Rectifier Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Rectifier Corporation filed Critical International Rectifier Corporation
Priority to EP07753274A priority Critical patent/EP2008304A4/en
Priority to JP2009500503A priority patent/JP4977753B2/en
Publication of WO2007109133A2 publication Critical patent/WO2007109133A2/en
Publication of WO2007109133A3 publication Critical patent/WO2007109133A3/en
Publication of WO2007109133B1 publication Critical patent/WO2007109133B1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492—Bases or plates or solder therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754—Coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731—Location prior to the connecting process
    • H01L2224/73151—Location prior to the connecting process on different surfaces
    • H01L2224/73153—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Definitions

  • the present invention relates to power semiconductor packages.
  • a package 10 includes a conductive can 12, and a power semiconductor die 14.
  • Can 12 is typically formed with an electrically conductive material such as copper or a copper-based alloy, and may be coated with silver, gold or the like.
  • Die 14 may be a vertical conduction type power semiconductor MOSFET having its drain electrode 16 electrically and mechanically attached to an interior surface of can 12 by a conductive adhesive 18 such as solder or a conductive epoxy (e.g. silver epoxy).
  • Source electrode 20, and gate electrode 22 of die 14 each includes a solderable body which facilitates its direct connection to a respective conductive pad 24, 26 of a circuit board 28 by conductive adhesive (e.g. solder or conductive epoxy) as illustrated by Fig. 8.
  • die 14 further includes passivation body 30 which partially covers source electrode 20 and gate electrode 22, but includes openings to allow access at least to the solderable portions thereof for electrical connection.
  • conductive can 12 includes web portion 13 (to which die 14 is electrically and mechanically connected), wall 15 surrounding web portion 13, and two oppositely disposed rails 32 extending from wall 15 each configured for connection to a respective conductive pad 34 on circuit board 28.
  • die 14 is spaced from wall 13 of can 12; i.e. wall 13 surrounds die 14.
  • a moat 36 is present between die 14 and wall 13.
  • the creepage distance between the active electrodes of die 14 and can 12 is roughly the width of moat 36.
  • die 14 is recessed interiorly of can 12 such that it is spaced from the contact surfaces of rails 32.
  • a benefit of recessing die 14 is to allow for clearance 33 (Fig. 8) between passivation body 30 on die 14 and circuit board 28 for cleaning (e.g. flux flushing) after solder reflow.
  • clearance 33 between passivation body 30 and circuit board 28 is about 30 ⁇ m.
  • a package according to one embodiment of the present invention includes a die having solder bodies pre-printed thereon.
  • the pre-printed solder bodies allow for a stand off between the passivation body on the die and the support body (e.g. circuit board).
  • the stand off allows for a clearance between the passivation body on the die and the support body which aids in degassing, and the release of volatile flux components.
  • US 2005/0121784 which is assigned to the assignee of the present invention, discloses a package having a die with interconnects formed with a paste containing conductive particles that are glued to one another with a solder matrix.
  • the interconnects can provide the desired clearance, but are expensive.
  • the advantage of using only solder paste, in a package according to the present invention is that the needed clearance can be attained with lower cost.
  • each of the rails of the can includes a plurality of bumps.
  • the bumps also provide for a stand off with advantages similar to the stand off provided by the pre-printed solder bodies. Note that in the case of pre-printed solder bodies as well as bumps on the rails the die is not required to be recessed interiorly of the can to provide the desired clearance (although it may be recessed optionally to obtain further clearance). Thus, neither the depth of the can nor the thickness of the die need to be changed if more standoff is desired. That is, the desired stand off is independent of the can depth and the thickness of the die in an arrangement according to the first and the second embodiments.
  • the single layer passivation is replaced with a double layer passivation that includes a first passivation layer of a first passivation material and a second passivation layer of a second passivation material. It has been found that such an arrangement forms an improved barrier to the by-products of lead free fluxes.
  • the passivation fills the moat around the die and is extended to fully cover the flange portion of the walls of the can in order to increase the creepage distance.
  • Fig. 1 is a perspective view of a package according to prior art.
  • FIG. 2 is another perspective view of the package of Fig. 1.
  • Fig. 3 is a top plan view of the package of Fig. 1.
  • Fig. 4 is a bottom plan view of the package of Fig. 1.
  • Fig. 5 is a side elevational view of the package of Fig. 1.
  • Fig. 6 is a side elevational view of the package of Fig. 1.
  • Fig. 7 is a cross-sectional view of the package of Fig. 1 along line 7-7 in Fig. 4.
  • Fig. 8 shows the package of Fig. 1 as assembled on a circuit board.
  • Fig. 9 illustrates a cross-sectional view of a package according to one embodiment of the present invention.
  • Fig. 10 illustrates a cross-sectional view of a package according to another embodiment of the present invention.
  • Fig. 1 IA illustrates a bottom plan view of a can of a package in an embodiment of the present invention.
  • Fig. 1 IB shows a cross-sectional view of the can shown in Fig. 1 IA along line B-B viewed in the direction of the arrows.
  • Fig. 11C shows a cross-sectional view of the can shown in Fig. 1 IA along line A-A viewed in the direction of the arrows.
  • Fig. 1 ID shows a cross-sectional view of the can shown in Fig. 1 IA along line C-C viewed in the direction of the arrows.
  • Fig. 1 IE illustrates a cross-sectional view of a package according to another embodiment of the present invention which includes a can according to Figs. 1 IA-I ID.
  • Fig. 12 illustrates a package according to another embodiment of the present invention.
  • source electrode 20 and gate electrode 22 are pre- soldered with a solder body 40.
  • Pre-soldering of the package ensures proper, and well controlled stand-off between passivation body 30 of die 14 and the pads of a circuit board when the package is installed.
  • Presoldering electrodes 20, 22 on die 14 surface also improves solder wetting during the reflow process and increases the reflow process window.
  • a preferred solder for forming solder bodies 40 is a lead-free solder such as SnAgCu, or SnSb.
  • Solder bodies 40 may extend beyond passivation body 30, and may be any desired thickness e.g. 120yUm, or 175 ⁇ m.
  • die 14 is processed while in a wafer to have solder bodies 40 printed thereon. Specifically, each die 14, in a wafer having a plurality of die 14, has solder bodies 40 printed thereon using a stencil with pre-etched apertures. Solder is printed through the apertures onto designated areas of electrodes 20,22. The wafer containing areas of localised solder paste is then re-flowed in a reflow oven. After reflow, the wafer containing an array of die 14 with pre-soldered electrodes is cleaned to remove any residual flux.
  • the cleaning agent may be aqueous or solvent based.
  • passivation body 31 includes first passivation body 42, and second passivation body 44 over first passivation body 42.
  • first passivation body 42 may be a silicon epoxy, e.g. EP3912
  • second passivation body 44 may be formed with a carbon-based epoxy, e.g. EP2793.
  • This combination has been found to be particularly suitable when lead-free solder is used to connect source electrode 20 or gate electrode 22 to a conductive pad on a circuit board.
  • second passivation 44 can be used as a hardmask to open contact openings in first passivation 42, and serves as an additional protection layer.
  • die 14 in the package illustrated by Fig. 10 also includes solder bodies 40. It should be appreciated, however, a package without solder bodies 40 is within the scope of the present invention.
  • can 12 may be dimpled such that rails 32 will include bumps 46 on the assembly side (the side mounted on the substrate or circuit board) thereof. That is, for example, can 12 may be modified to include two spaced dimples 45 on each rail 32 resulting in two bumps 46 on the opposite side. Dimples 45 may be fabricated by punching or the like process to deform each rail 32 as desired to have bumps 46 on the assembly side thereof.
  • can 12 having bumps 46 is used to form a package according to an alternative embodiment.
  • Bumps 46. increase clearance 33 (Fig. 8) between passivation 30 on die 14 and circuit board 28.
  • Solder bodies 40 may also help in this regard and are preferably included with a can having bumps 46. The stand-off will enable a larger gap between die 14 and circuit board 28 to aid de-gassing, and release of volatile flux components.
  • the package shown by Fig. 1 IE includes a die having solder bodies 40 formed on electrodes thereof. It should be noted, however, a can 12 having bumps 46 as described herein is not limited to the specific die shown by Fig.
  • a two layer passivation 31 is used with the package illustrated by Fig. 1 IE.
  • other passivation bodies including a single layer passivation body e.g. passivation body 30 may be used without deviating from the scope and the spirit of the present invention.
  • the flux flushing clearance 33 can be increased to 110 ⁇ m, while in a device which includes bumps 46 clearance 33 can be increased to 175 ⁇ m.
  • moat 36 may be filled with passivation body 31 (illustrated by slanted lines) having first passivation 42 and second passivation 44. Note that the filling of moat 36 may not be required for low voltage die, but may be used for mid-voltage die or higher. Further, note that passivation 31 may be extended to cover all or part of the flange portions of can 12 if desired to increase the creepage distance between the high current portions of package 10. Also, note that die 14 may optionally include a solder body 40 on its source and gate electrodes. Furthermore, a single passivation body (e.g. passivation body 30) may be used without deviating from the present invention, although a double layer passivation 31 is preferred. Also, optionally, can 12 may include bumps 46.
  • passivation body 31 illustrated by slanted lines
  • a preferred die 10 for a package according to the present invention is 200yum thick, but a die having another thickness can be used without deviating from the scope and the spirit of the present invention.
  • Can 12 in a package according to any of the embodiments of the present invention may be preferably formed with copper, a copper alloy, or the like, and may be plated with silver, gold, or the like material, although other materials can be used without deviating from the scope of the present invention. It should also be noted that a package according to any of the embodiments of the present invention can be assembled with a MOSFET, an IGBT, a diode, or any other suitable power semiconductor device.

Abstract

A power semiconductor package that includes a die having one electrode thereof electrically and mechanically attached to a web portion of a conductive clip.

Description

IMPROVED CHIP-SCALE PACKAGE
CROSS REFERENCE TO RELATED APPLICATION
[0001] This application is based on and claims priority to U.S. Patent Application No.
11/378,607, filed March 17, 2006, the contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
[0002]The present invention relates to power semiconductor packages.
[0003] Referring to Figs. 1-7, a package 10 according to the prior art includes a conductive can 12, and a power semiconductor die 14. Can 12 is typically formed with an electrically conductive material such as copper or a copper-based alloy, and may be coated with silver, gold or the like. Die 14 may be a vertical conduction type power semiconductor MOSFET having its drain electrode 16 electrically and mechanically attached to an interior surface of can 12 by a conductive adhesive 18 such as solder or a conductive epoxy (e.g. silver epoxy). Source electrode 20, and gate electrode 22 of die 14 (which are disposed on a surface opposite to the drain electrode) each includes a solderable body which facilitates its direct connection to a respective conductive pad 24, 26 of a circuit board 28 by conductive adhesive (e.g. solder or conductive epoxy) as illustrated by Fig. 8. Note that die 14 further includes passivation body 30 which partially covers source electrode 20 and gate electrode 22, but includes openings to allow access at least to the solderable portions thereof for electrical connection. Note that in package 10 conductive can 12 includes web portion 13 (to which die 14 is electrically and mechanically connected), wall 15 surrounding web portion 13, and two oppositely disposed rails 32 extending from wall 15 each configured for connection to a respective conductive pad 34 on circuit board 28. Also, note that die 14 is spaced from wall 13 of can 12; i.e. wall 13 surrounds die 14. Thus, a moat 36 is present between die 14 and wall 13. Further because flange portions 17 of wall 15 are exposed, the creepage distance between the active electrodes of die 14 and can 12 is roughly the width of moat 36. [0004] In a package according to the prior art, source electrode 20, and gate electrode 22 are soldered down by the user. Specifically, the user applies solder to, for example, the pads of a circuit board, and the electrodes of the die are attached to the pads by the solder so placed. [0005] A package as described above is shown in U.S. 6,624,522. In one prior art variation (see U.S. 6,930,397) die 14 is recessed interiorly of can 12 such that it is spaced from the contact surfaces of rails 32. A benefit of recessing die 14 is to allow for clearance 33 (Fig. 8) between passivation body 30 on die 14 and circuit board 28 for cleaning (e.g. flux flushing) after solder reflow. In one prior art package, clearance 33 between passivation body 30 and circuit board 28 is about 30 μm.
[0006] It is desirable to increase clearance 33 to enable an increased volume of air to flow under the package during lead free reflow conditions and allow volatiles present within the solder paste to escape.
[0007] Increasing clearance 33 between the die and circuit board also allows the joints to be visually inspected.
SUMMARY OF THE INVENTION
[0008] A package according to one embodiment of the present invention includes a die having solder bodies pre-printed thereon. The pre-printed solder bodies allow for a stand off between the passivation body on the die and the support body (e.g. circuit board). The stand off allows for a clearance between the passivation body on the die and the support body which aids in degassing, and the release of volatile flux components. US 2005/0121784, which is assigned to the assignee of the present invention, discloses a package having a die with interconnects formed with a paste containing conductive particles that are glued to one another with a solder matrix. The interconnects can provide the desired clearance, but are expensive. The advantage of using only solder paste, in a package according to the present invention, is that the needed clearance can be attained with lower cost.
[0009] According to another embodiment each of the rails of the can includes a plurality of bumps. The bumps also provide for a stand off with advantages similar to the stand off provided by the pre-printed solder bodies. Note that in the case of pre-printed solder bodies as well as bumps on the rails the die is not required to be recessed interiorly of the can to provide the desired clearance (although it may be recessed optionally to obtain further clearance). Thus, neither the depth of the can nor the thickness of the die need to be changed if more standoff is desired. That is, the desired stand off is independent of the can depth and the thickness of the die in an arrangement according to the first and the second embodiments. [0010] In another embodiment of the present invention, the single layer passivation is replaced with a double layer passivation that includes a first passivation layer of a first passivation material and a second passivation layer of a second passivation material. It has been found that such an arrangement forms an improved barrier to the by-products of lead free fluxes. [0011] According to another aspect of the present invention, the passivation fills the moat around the die and is extended to fully cover the flange portion of the walls of the can in order to increase the creepage distance.
[0012] Other features and advantages of the present invention will become apparent from the following description of the invention which refers to the accompanying drawings.
BRIEF DESCRIPTION OF THE FIGURES
[0013] Fig. 1 is a perspective view of a package according to prior art.
[0014] Fig. 2 is another perspective view of the package of Fig. 1.
[0015] Fig. 3 is a top plan view of the package of Fig. 1.
[0016] Fig. 4 is a bottom plan view of the package of Fig. 1.
[0017] Fig. 5 is a side elevational view of the package of Fig. 1.
[0018] Fig. 6 is a side elevational view of the package of Fig. 1.
[0019] Fig. 7 is a cross-sectional view of the package of Fig. 1 along line 7-7 in Fig. 4.
[0020] Fig. 8 shows the package of Fig. 1 as assembled on a circuit board.
[0021] Fig. 9 illustrates a cross-sectional view of a package according to one embodiment of the present invention. [0022] Fig. 10 illustrates a cross-sectional view of a package according to another embodiment of the present invention.
[0023] Fig. 1 IA illustrates a bottom plan view of a can of a package in an embodiment of the present invention.
[0024] Fig. 1 IB shows a cross-sectional view of the can shown in Fig. 1 IA along line B-B viewed in the direction of the arrows.
[0025] Fig. 11C shows a cross-sectional view of the can shown in Fig. 1 IA along line A-A viewed in the direction of the arrows.
[0026] Fig. 1 ID shows a cross-sectional view of the can shown in Fig. 1 IA along line C-C viewed in the direction of the arrows.
[0027] Fig. 1 IE illustrates a cross-sectional view of a package according to another embodiment of the present invention which includes a can according to Figs. 1 IA-I ID.
[0028] Fig. 12 illustrates a package according to another embodiment of the present invention.
DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION [0029] Referring to Fig. 9 in which like numerals identify like features, in an improved package according to the present invention, source electrode 20 and gate electrode 22 are pre- soldered with a solder body 40. Pre-soldering of the package ensures proper, and well controlled stand-off between passivation body 30 of die 14 and the pads of a circuit board when the package is installed. Presoldering electrodes 20, 22 on die 14 surface also improves solder wetting during the reflow process and increases the reflow process window. A preferred solder for forming solder bodies 40 is a lead-free solder such as SnAgCu, or SnSb. Solder bodies 40 may extend beyond passivation body 30, and may be any desired thickness e.g. 120yUm, or 175μm. [0030] To fabricate a die 14 having solder bodies 40, die 14 is processed while in a wafer to have solder bodies 40 printed thereon. Specifically, each die 14, in a wafer having a plurality of die 14, has solder bodies 40 printed thereon using a stencil with pre-etched apertures. Solder is printed through the apertures onto designated areas of electrodes 20,22. The wafer containing areas of localised solder paste is then re-flowed in a reflow oven. After reflow, the wafer containing an array of die 14 with pre-soldered electrodes is cleaned to remove any residual flux. The cleaning agent may be aqueous or solvent based.
[0031] Referring to Fig. 10, in an improved package according to another embodiment of the present invention, passivation body 31 includes first passivation body 42, and second passivation body 44 over first passivation body 42. In the preferred embodiment, first passivation body 42 may be a silicon epoxy, e.g. EP3912, and second passivation body 44 may be formed with a carbon-based epoxy, e.g. EP2793. This combination has been found to be particularly suitable when lead-free solder is used to connect source electrode 20 or gate electrode 22 to a conductive pad on a circuit board. Note that second passivation 44 can be used as a hardmask to open contact openings in first passivation 42, and serves as an additional protection layer. In the preferred embodiment, die 14 in the package illustrated by Fig. 10 also includes solder bodies 40. It should be appreciated, however, a package without solder bodies 40 is within the scope of the present invention.
[0032] Referring to Figs. 1 IA-I ID, according to another aspect of the present invention, can 12 may be dimpled such that rails 32 will include bumps 46 on the assembly side (the side mounted on the substrate or circuit board) thereof. That is, for example, can 12 may be modified to include two spaced dimples 45 on each rail 32 resulting in two bumps 46 on the opposite side. Dimples 45 may be fabricated by punching or the like process to deform each rail 32 as desired to have bumps 46 on the assembly side thereof.
[0033] Referring next to Fig. 1 IE, in an improved package according to another aspect of the present invention, can 12 having bumps 46 is used to form a package according to an alternative embodiment. Bumps 46. increase clearance 33 (Fig. 8) between passivation 30 on die 14 and circuit board 28. Solder bodies 40 may also help in this regard and are preferably included with a can having bumps 46. The stand-off will enable a larger gap between die 14 and circuit board 28 to aid de-gassing, and release of volatile flux components. Note that the package shown by Fig. 1 IE includes a die having solder bodies 40 formed on electrodes thereof. It should be noted, however, a can 12 having bumps 46 as described herein is not limited to the specific die shown by Fig. 1 IE, but may include any other die including a die without solder bodies 40. Furthermore, preferably a two layer passivation 31 is used with the package illustrated by Fig. 1 IE. However, it should be noted that other passivation bodies including a single layer passivation body (e.g. passivation body 30) may be used without deviating from the scope and the spirit of the present invention.
[0034] In a device that includes a solder body disposed thereon the flux flushing clearance 33 can be increased to 110 μm, while in a device which includes bumps 46 clearance 33 can be increased to 175 μm.
[0035] Referring next to Fig. 12, in an improved package according to an aspect of the present invention moat 36 may be filled with passivation body 31 (illustrated by slanted lines) having first passivation 42 and second passivation 44. Note that the filling of moat 36 may not be required for low voltage die, but may be used for mid-voltage die or higher. Further, note that passivation 31 may be extended to cover all or part of the flange portions of can 12 if desired to increase the creepage distance between the high current portions of package 10. Also, note that die 14 may optionally include a solder body 40 on its source and gate electrodes. Furthermore, a single passivation body (e.g. passivation body 30) may be used without deviating from the present invention, although a double layer passivation 31 is preferred. Also, optionally, can 12 may include bumps 46.
[0036] A preferred die 10 for a package according to the present invention is 200yum thick, but a die having another thickness can be used without deviating from the scope and the spirit of the present invention. Can 12 in a package according to any of the embodiments of the present invention may be preferably formed with copper, a copper alloy, or the like, and may be plated with silver, gold, or the like material, although other materials can be used without deviating from the scope of the present invention. It should also be noted that a package according to any of the embodiments of the present invention can be assembled with a MOSFET, an IGBT, a diode, or any other suitable power semiconductor device.
[0037] Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

Claims

WHAT IS CLAIMED IS:
1. A semiconductor package comprising: a conductive clip having a web portion; a semiconductor die having a first power electrode electrically and mechanically connected to said web portion, and a second power electrode opposite said first power electrode; a passivation body formed over at least said second power electrode; and a solder body on said second power electrode and extending beyond said passivation body.
2. The package of claim 1, wherein said solder body is comprised of a lead free solder.
3. The package of claim 1 , wherein said solder body is comprised of SnAgCu.
4. The package of claim 1, wherein said solder body is comprised of SnSb.
5. The package of claim 1, wherein said clip includes a wall spaced from and surrounding said die, said wall including a flange portion, wherein said passivation body resides within said space between said die and said wall and fully covers said flange portion.
6. The package of claim 1, wherein said passivation body includes a first passivation layer comprised of a first passivation material and a second passivation layer comprised of a second passivation material.
7. A package according to claim 6, wherein said first passivation material is a carbon based polymer and said second passivation material is a silicon based polymer.
8. A package according to claim 6, wherein said first passivation material is a carbon based epoxy and said second passivation material is a silicon based epoxy.
9. A package according to claim 6, wherein said clip includes a wall spaced from and surrounding said die, said wall including a flange portion, wherein said passivation body resides within said space between said die and said wall and fully covers said flange portion.
10. A package according to claim 1, wherein said conductive clip includes two opposing rail portions each including a plurality of bumps.
11. A package according to claim 1, wherein said die further includes a control electrode adjacent said second power electrode.
12. A package according claim 1, wherein said die is a power MOSFET.
13. A semiconductor package comprising: a conductive clip having a web portion; a semiconductor die having a first power electrode electrically and mechanically connected to said web portion, and a second power electrode opposite said first power electrode; and a passivation body formed over at least said second power electrode, said passivation body including an opening exposing said second power electrode, and having a first passivation layer comprised of a first passivation material and a second passivation layer comprised of a second passivation material.
14. A package according to claim 13, wherein said first passivation material is a carbon based polymer and said second passivation material is a silicon based polymer.
nns->rtrvi-> i
15. A package according to claim 13, wherein said first passivation material is a carbon based epoxy and said second passivation material is a silicon based epoxy.
16. A package according to claim 13, wherein said clip includes a wall spaced from and surrounding said die, said wall including a flange portion, wherein said passivation body resides within said space between said die and said wall and fully covers said flange portion.
17. A package according to claim 13, wherein said conductive clip includes two opposing rail portions each including a plurality of bumps.
18. A. package according to claim 13, wherein said die further includes a control electrode adjacent said second power electrode.
19. A package according to claim 13, wherein said die is a power MOSFET.
20. A package according to claim 13, further comprising a solder body on said second power electrode and extending beyond said passivation body.
21. A package according to claim 20, wherein said solder body is comprised of a lead free solder.
22. A package according to claim 20, wherein said solder body is comprised of SnAgCu.
23. A package according to claim 20, wherein said solder body is comprised of SnSb.
24. A package according to claim 13, wherein said clip includes a wall spaced from and surrounding said die, said wall including a flange portion, wherein said passivation body resides within said space between said die and said wall and fully covers said flange portion.
25. A semiconductor package comprising: a conductive clip having a web portion, and two opposing rail portions each including a plurality of bumps; a semiconductor die having a first power electrode electrically and mechanically connected to said web portion, and a second power electrode opposite said first power electrode; and a passivation body formed over at least said second power electrode; wherein said second power electrode is configured for connection to a conductive pad on a support body by a conductive adhesive, and said bumps are configured to space said passivation body from said support body to provide a clearance between said passivation body and said support body.
26. The package of claim 25, wherein said clearance is up to 175 μm.
27. The package of claim 25, further comprising a solder body on said second power electrode and extending beyond said passivation body.
28. The package of claim 27, wherein said solder body is comprised of a lead free solder.
29. The package of claim 28, wherein said solder body is comprised of SnAgCu.
30. The package of claim 28, wherein said solder body is comprised of SnSb.
31. Tlie package of claim 25, wherein said clip includes a wall spaced from and surrounding said die, said wall including a flange portion, wherein said passivation body resides within said space between said die and said wall and fully covers said flange portion.
32. The package of claim 25, wherein said passivation body includes a first passivation layer comprised of a first passivation material and a second passivation layer comprised of a second passivation material.
33. The package of claim 32, wherein said first passivation material is a carbon based polymer and said second passivation material is a silicon based polymer.
34. The package of claim 32, wherein said first passivation material is a carbon based epoxy and said second passivation material is a silicon based epoxy.
35. The package of claim 25, wherein said die further includes a control electrode adjacent said second power electrode.
36. The package of claim 25, wherein said die is a power MOSFET.
PCT/US2007/006633 2006-03-17 2007-03-16 Improved chip-scale package WO2007109133A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP07753274A EP2008304A4 (en) 2006-03-17 2007-03-16 Improved chip-scale package
JP2009500503A JP4977753B2 (en) 2006-03-17 2007-03-16 Improved chip scale package

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/378,607 2006-03-17
US11/378,607 US20070215997A1 (en) 2006-03-17 2006-03-17 Chip-scale package

Publications (3)

Publication Number Publication Date
WO2007109133A2 true WO2007109133A2 (en) 2007-09-27
WO2007109133A3 WO2007109133A3 (en) 2008-04-03
WO2007109133B1 WO2007109133B1 (en) 2008-07-31

Family

ID=38516940

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/006633 WO2007109133A2 (en) 2006-03-17 2007-03-16 Improved chip-scale package

Country Status (5)

Country Link
US (1) US20070215997A1 (en)
EP (1) EP2008304A4 (en)
JP (1) JP4977753B2 (en)
TW (1) TWI341013B (en)
WO (1) WO2007109133A2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005061015B4 (en) * 2005-12-19 2008-03-13 Infineon Technologies Ag A method of manufacturing a semiconductor device having a vertical semiconductor device
US7982309B2 (en) * 2007-02-13 2011-07-19 Infineon Technologies Ag Integrated circuit including gas phase deposited packaging material
CN111640742B (en) * 2015-07-01 2021-04-20 新唐科技日本株式会社 Semiconductor device with a plurality of semiconductor chips
US9966341B1 (en) 2016-10-31 2018-05-08 Infineon Technologies Americas Corp. Input/output pins for chip-embedded substrate

Family Cites Families (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS482463U (en) * 1971-05-21 1973-01-12
US3972062A (en) * 1973-10-04 1976-07-27 Motorola, Inc. Mounting assemblies for a plurality of transistor integrated circuit chips
JPS629722Y2 (en) * 1981-01-13 1987-03-06
JPS6184041A (en) * 1984-10-02 1986-04-28 Fujitsu Ltd Semiconductor device
DE3521572A1 (en) * 1985-06-15 1986-12-18 Brown, Boveri & Cie Ag, 6800 Mannheim PERFORMANCE SEMICONDUCTOR MODULE WITH CERAMIC SUBSTRATE
JP2702131B2 (en) * 1987-06-12 1998-01-21 キヤノン株式会社 Image reading apparatus and image information reading apparatus having the same
US4976813A (en) * 1988-07-01 1990-12-11 Amoco Corporation Process for using a composition for a solder mask
US4901135A (en) * 1988-08-15 1990-02-13 General Electric Company Hermetically sealed housing with welding seal
US5108825A (en) * 1989-12-21 1992-04-28 General Electric Company Epoxy/polyimide copolymer blend dielectric and layered circuits incorporating it
US5161093A (en) * 1990-07-02 1992-11-03 General Electric Company Multiple lamination high density interconnect process and structure employing a variable crosslinking adhesive
US5139972A (en) * 1991-02-28 1992-08-18 General Electric Company Batch assembly of high density hermetic packages for power semiconductor chips
JP3258764B2 (en) * 1993-06-01 2002-02-18 三菱電機株式会社 Method for manufacturing resin-encapsulated semiconductor device, external lead-out electrode and method for manufacturing the same
FR2709021B1 (en) * 1993-08-09 1995-10-27 Sgs Thomson Microelectronics Heat sink for plastic housing.
US5446316A (en) * 1994-01-06 1995-08-29 Harris Corporation Hermetic package for a high power semiconductor device
US6359335B1 (en) * 1994-05-19 2002-03-19 Tessera, Inc. Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US5688716A (en) * 1994-07-07 1997-11-18 Tessera, Inc. Fan-out semiconductor chip assembly
US5629835A (en) * 1994-07-19 1997-05-13 Olin Corporation Metal ball grid array package with improved thermal conductivity
US5572070A (en) * 1995-02-06 1996-11-05 Rjr Polymers, Inc. Integrated circuit packages with heat dissipation for high current load
US5818699A (en) * 1995-07-05 1998-10-06 Kabushiki Kaisha Toshiba Multi-chip module and production method thereof
KR100196754B1 (en) * 1995-07-19 1999-06-15 글렌 에이치. 렌젠 주니어 Room-temperature stable, one-component,thermally-conductive, flexible epoxy adhesives
JPH09293754A (en) * 1996-04-24 1997-11-11 Canon Inc Electric circuit part, manufacture thereof, conductive ball, conductive connection member, and manufacture thereof
US5949654A (en) * 1996-07-03 1999-09-07 Kabushiki Kaisha Toshiba Multi-chip module, an electronic device, and production method thereof
US6075289A (en) * 1996-10-24 2000-06-13 Tessera, Inc. Thermally enhanced packaged semiconductor assemblies
US6011304A (en) * 1997-05-05 2000-01-04 Lsi Logic Corporation Stiffener ring attachment with holes and removable snap-in heat sink or heat spreader/lid
US5893726A (en) * 1997-12-15 1999-04-13 Micron Technology, Inc. Semiconductor package with pre-fabricated cover and method of fabrication
JPH11354680A (en) * 1998-06-11 1999-12-24 Sony Corp Printed wiring board and semiconductor package using the same
US6133634A (en) * 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
EP0978871A3 (en) * 1998-08-05 2001-12-19 Harris Corporation A low power packaging design
JP3895884B2 (en) * 1999-03-25 2007-03-22 三洋電機株式会社 Semiconductor device
US6624522B2 (en) * 2000-04-04 2003-09-23 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
US20020016070A1 (en) * 2000-04-05 2002-02-07 Gerald Friese Power pads for application of high current per bond pad in silicon technology
US7119447B2 (en) * 2001-03-28 2006-10-10 International Rectifier Corporation Direct fet device for high frequency application
USD503691S1 (en) * 2001-03-28 2005-04-05 International Rectifier Corporation Conductive clip for a semiconductor package
US6930397B2 (en) * 2001-03-28 2005-08-16 International Rectifier Corporation Surface mounted package with die bottom spaced from support board
US6645791B2 (en) * 2001-04-23 2003-11-11 Fairchild Semiconductor Semiconductor die package including carrier with mask
US6893901B2 (en) * 2001-05-14 2005-05-17 Fairchild Semiconductor Corporation Carrier with metal bumps for semiconductor die packages
US7476964B2 (en) * 2001-06-18 2009-01-13 International Rectifier Corporation High voltage semiconductor device housing with increased clearance between housing can and die for improved flux flushing
JP3868777B2 (en) * 2001-09-11 2007-01-17 株式会社東芝 Semiconductor device
US6784540B2 (en) * 2001-10-10 2004-08-31 International Rectifier Corp. Semiconductor device package with improved cooling
TW517365B (en) * 2001-11-29 2003-01-11 Orient Semiconductor Elect Ltd Heat dissipation plate and its bonding process with substrate
JP3897596B2 (en) * 2002-01-07 2007-03-28 日本テキサス・インスツルメンツ株式会社 Mounted body of semiconductor device and wiring board
US20030131975A1 (en) * 2002-01-11 2003-07-17 Sabina Houle Integrated heat spreader with mechanical interlock designs
US6677669B2 (en) * 2002-01-18 2004-01-13 International Rectifier Corporation Semiconductor package including two semiconductor die disposed within a common clip
US6841865B2 (en) * 2002-11-22 2005-01-11 International Rectifier Corporation Semiconductor device having clips for connecting to external elements
US7088004B2 (en) * 2002-11-27 2006-08-08 International Rectifier Corporation Flip-chip device having conductive connectors
US6896976B2 (en) * 2003-04-09 2005-05-24 International Rectifier Corporation Tin antimony solder for MOSFET with TiNiAg back metal
CN100454533C (en) * 2003-04-15 2009-01-21 波零公司 EMI shielding for electronic component packaging
US7315081B2 (en) * 2003-10-24 2008-01-01 International Rectifier Corporation Semiconductor device package utilizing proud interconnect material
US8368223B2 (en) * 2003-10-24 2013-02-05 International Rectifier Corporation Paste for forming an interconnect and interconnect formed from the paste
JP4312616B2 (en) * 2004-01-26 2009-08-12 Ｎｅｃエレクトロニクス株式会社 Semiconductor device
US8368211B2 (en) * 2004-03-11 2013-02-05 International Rectifier Corporation Solderable top metalization and passivation for source mounted package
US20050269677A1 (en) * 2004-05-28 2005-12-08 Martin Standing Preparation of front contact for surface mounting
US7678680B2 (en) * 2004-06-03 2010-03-16 International Rectifier Corporation Semiconductor device with reduced contact resistance
DE102004030042B4 (en) * 2004-06-22 2009-04-02 Infineon Technologies Ag Semiconductor device having a semiconductor chip mounted on a carrier, in which the heat transferred from the semiconductor chip to the carrier is limited, and a method for producing a semiconductor device
US7235877B2 (en) * 2004-09-23 2007-06-26 International Rectifier Corporation Redistributed solder pads using etched lead frame
US7692316B2 (en) * 2004-10-01 2010-04-06 International Rectifier Corporation Audio amplifier assembly
JP2006222298A (en) * 2005-02-10 2006-08-24 Renesas Technology Corp Semiconductor device and manufacturing method thereof
US7476976B2 (en) * 2005-02-23 2009-01-13 Texas Instruments Incorporated Flip chip package with advanced electrical and thermal properties for high current designs
TWI304234B (en) * 2005-03-04 2008-12-11 Int Rectifier Corp Semiconductor package fabrication
US20060270106A1 (en) * 2005-05-31 2006-11-30 Tz-Cheng Chiu System and method for polymer encapsulated solder lid attach
US7365981B2 (en) * 2005-06-28 2008-04-29 Delphi Technologies, Inc. Fluid-cooled electronic system
US8143729B2 (en) * 2008-01-25 2012-03-27 International Rectifier Corporation Autoclave capable chip-scale package

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of EP2008304A4 *

Also Published As

Publication number Publication date
EP2008304A2 (en) 2008-12-31
JP2009530826A (en) 2009-08-27
US20070215997A1 (en) 2007-09-20
WO2007109133A3 (en) 2008-04-03
JP4977753B2 (en) 2012-07-18
TWI341013B (en) 2011-04-21
TW200741990A (en) 2007-11-01
EP2008304A4 (en) 2011-03-23
WO2007109133B1 (en) 2008-07-31

Similar Documents

Publication Publication Date Title
US7235877B2 (en) Redistributed solder pads using etched lead frame
US9799623B2 (en) Semiconductor package with conductive clip
US7482681B2 (en) Semiconductor device package utilizing proud interconnect material
JP4153932B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP2007295014A (en) Surface mounted package with die bottom spaced from support board
EP2930747A1 (en) Lead for connection to a semiconductor device
WO2006076101A2 (en) A method to manufacture a universal footprint for a package with exposed chip
WO2006031886A2 (en) Power semiconductor package
JP6094413B2 (en) Semiconductor module and manufacturing method thereof
US20070215997A1 (en) Chip-scale package
KR100840405B1 (en) Preparation of front contact for surface mounting
US7524701B2 (en) Chip-scale package
JP2004281539A (en) Electronic device and its manufacturing method, circuit board and electronic apparatus
US20080111232A1 (en) Semiconductor package
US7476964B2 (en) High voltage semiconductor device housing with increased clearance between housing can and die for improved flux flushing
JP2023007028A (en) Semiconductor device
JP2004200552A (en) Semiconductor device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07753274

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2009500503

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2007753274

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE