WO2007133302A2 - Semiconductor components and systems having encapsulated through wire interconnects (twi) and wafer level methods of fabrication - Google Patents
Semiconductor components and systems having encapsulated through wire interconnects (twi) and wafer level methods of fabrication Download PDFInfo
- Publication number
- WO2007133302A2 WO2007133302A2 PCT/US2007/002336 US2007002336W WO2007133302A2 WO 2007133302 A2 WO2007133302 A2 WO 2007133302A2 US 2007002336 W US2007002336 W US 2007002336W WO 2007133302 A2 WO2007133302 A2 WO 2007133302A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- contact
- wire
- semiconductor
- semiconductor component
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06711—Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
- G01R1/06716—Elastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02123—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body inside the bonding area
- H01L2224/02125—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
- H01L2224/02333—Structure of the redistribution layers being a bump
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
- H01L2224/02335—Free-standing redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02373—Layout of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02375—Top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/033—Manufacturing methods by local deposition of the material of the bonding area
- H01L2224/0333—Manufacturing methods by local deposition of the material of the bonding area in solid form
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05555—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13009—Bump connector integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/45116—Lead (Pb) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45139—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45565—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/4557—Plural coating layers
- H01L2224/45572—Two-layer stack coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45599—Material
- H01L2224/456—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45639—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45599—Material
- H01L2224/456—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45644—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45599—Material
- H01L2224/456—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45655—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45599—Material
- H01L2224/456—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/45684—Tungsten (W) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45599—Material
- H01L2224/45698—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48455—Details of wedge bonds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48647—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48724—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48747—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48817—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48824—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48847—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48991—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on the semiconductor or solid-state body to be connected
- H01L2224/48992—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85203—Thermocompression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/85951—Forming additional members, e.g. for reinforcing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01088—Radium [Ra]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10161—Shape being a cuboid with a rectangular active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20751—Diameter ranges larger or equal to 10 microns less than 20 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20752—Diameter ranges larger or equal to 20 microns less than 30 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20753—Diameter ranges larger or equal to 30 microns less than 40 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20754—Diameter ranges larger or equal to 40 microns less than 50 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20755—Diameter ranges larger or equal to 50 microns less than 60 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20756—Diameter ranges larger or equal to 60 microns less than 70 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20757—Diameter ranges larger or equal to 70 microns less than 80 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20758—Diameter ranges larger or equal to 80 microns less than 90 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20759—Diameter ranges larger or equal to 90 microns less than 100 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/2076—Diameter ranges equal to or larger than 100 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- packaging is the final operation that transforms a semiconductor substrate into a functional semiconductor component.
- the semiconductor substrate is in the form of a semiconductor die.
- Packaging provides protection for the semiconductor substrate, a signal transmission system for the integrated circuits on the semiconductor substrate, and external connection points for the component.
- new semiconductor components and new packaging methods are being developed.
- the new components include high pin count single die packages, such as fine ball grid array (FBGA) packages, and multi dice packages, such as stacked packages and systems in a package (SIP).
- FBGA fine ball grid array
- SIP stacked packages and systems in a package
- the new packaging methods include wafer level packaging (WLP), stacking of multiple semiconductor dice, and 3D packaging.
- WLP wafer level packaging
- all of the packaging operations are performed on a semiconductor wafer containing multiple identical semiconductor substrates.
- all of the interconnects for a semiconductor component are located within the peripheral outline of the component.
- WLP wafer level packaging
- the semiconductor components are singulated from the wafer into chip scale components.
- wafer level packaging (WLP) provides smaller components and low cost volume manufacture.
- a signal transmission system for a stacked system includes interconnects which electrically connect adjacent stacked components.
- the signal transmission system must provide terminal contacts for inputting and outputting signals into the system.
- the signal transmission system for a 3D component includes interconnects that are vertically integrated, and not necessarily planar to the major planar surfaces of the component.
- interconnects in the form of through wafer conductive vias can provide signal paths between opposing planar surfaces of a semiconductor component.
- the interconnects must be capable of a high density configuration, with minimal signal path lengths and minimal cross talk.
- the interconnects must also have the ability to accommodate thermal mechanical stresses, and to provide power distribution with controlled impedance over a wide frequency range.
- the interconnects must be capable of reliable manufacture using readily available, or easily modifiable, semiconductor assembly equipment.
- the through wire interconnects provide a signal transmission system with 3-D integration, and with contacts suitable for stacking multiple semiconductor components, or for mounting semiconductor components to a next level substrate. Further, the through wire interconnects are capable of volume manufacture in reliable configurations using semiconductor assembly equipment.
- Figure IA is a schematic plan view of a semiconductor component having through wire interconnects (TWI);
- Figure IB is a schematic side elevation view of the semiconductor component of Figure IA;
- Figure 1C is an enlarged schematic cross sectional view taken along section line 1C- 1C of Figure IA illustrating a through wire interconnect (TWI) of the semiconductor component;
- Figures 2A-2L are enlarged schematic cross sectional views of alternate embodiments of the through wire interconnect (TWI) shown in Figures IA- IC;
- FIG. 2M is an enlarged schematic plan view of an alternate embodiment of the through wire interconnects (TWI) shown in Figures IA-I C;
- FIGS 2N-2O are enlarged schematic cross sectional views of alternate embodiments of the through wire interconnects (TWI) shown in Figures IA- IC;
- Figure 3A is a schematic side elevation view of a stacked system fabricated using two of the semiconductor components of Figures IA- 1C in a circuit side to back side orientation;
- Figure 3B is a schematic side elevation view of a stacked system fabricated using two of the semiconductor components of Figures IA- 1C in a circuit side to circuit side orientation;
- FIG. 4A is a schematic plan view of an alternate embodiment semiconductor component having through wire interconnects (TWI) with polymer members;
- Figure 4B is a schematic side elevation view of the semiconductor component of Figure 4A;
- Figure 4C is an enlarged schematic cross sectional view taken along line 4C-4C of Figure 4A illustrating a through wire interconnect (TWI) of the semiconductor component of Figure 4A;
- TWI through wire interconnect
- FIG. 4D is an enlarged schematic cross sectional view taken along section line 4D-4D of Figure 4C illustrating an outer layer of the through wire interconnect (TWI);
- TWI through wire interconnect
- FIG. 4E is an enlarged schematic cross sectional view taken along section line 4E-4E of Figure 4C illustrating the outer layer of the through wire interconnect (TWI);
- Figure 5 is a schematic side elevation view equivalent to Figure 4C of an alternate embodiment 2X semiconductor component encapsulated on opposing sides;
- Figures 6A and 6B are schematic cross sectional views of a test system incorporating the semiconductor component of Figures 4A-4E;
- Figure 7 is a schematic cross sectional view of an alternate embodiment test system incorporating the semiconductor component of Figures 4A- 4E;
- Figure 8 is a schematic cross sectional view of module system incorporating the semiconductor component of Figure 5;
- Figure 9A is a schematic plan view of a wafer system incorporating multiple semiconductor components of Figure 1 A-IC bonded to a semiconductor wafer;
- Figure 9B is an enlarged schematic cross sectional view taken along section line 9B-9B of Figure 9A illustrating a single semiconductor component bonded to the semiconductor wafer;
- FIG 10 is a schematic side elevation view of a wafer to wafer system incorporating semiconductor components having through wire interconnects (TWI);
- Figures 1 IA-I ID are schematic side elevation views illustrating steps in a film assisted molding method for fabricating the semiconductor component of Figures 1A-1C;
- Figure 12A is an enlarged schematic view taken along line 12A-12A of Figure HA;
- Figure 12B is an enlarged schematic cross sectional view taken along line 12B-12B of Figure HB;
- Figure 12C is an enlarged schematic view taken along line 12C-12C of Figure 1 ID;
- Figures 13A-13B are schematic cross sectional views showing steps in a method for fabricating the alternate embodiment semiconductor component of Figures 4A-4E;
- Figure 14 is a schematic side elevation view equivalent to Figure IB of an alternate embodiment semiconductor component encapsulated on six sides;
- Figures 15A-15D are schematic cross sectional views showing steps in a method for fabricating the alternate embodiment semiconductor component of Figure 2K;
- Figures 16A-16C are schematic views showing steps in a method for fabricating an embodiment semiconductor component using a film frame. Detailed Description
- semiconductor component means an electronic element that includes a semiconductor substrate or makes contact with a semiconductor substrate.
- semiconductor substrate means an electronic element, such as a semiconductor die, or a semiconductor package that includes integrated circuits and semiconductor devices.
- Interconnect means an electrical element which electrically connects different electrical elements and transmits signals between these elements.
- wafer-level means a process conducted on an element, such as a semiconductor wafer, containing multiple semiconductor components or substrates.
- Die level means a process conducted on a singulated element, such as a singulated semiconductor die or package.
- Chip scale means having an outline about the same as that of a semiconductor die.
- wafer size means having an outline about the same as that of a semiconductor wafer.
- the semiconductor component 10 ( Figure IA) includes a semiconductor substrate 12 ( Figure IB); a plurality of through wire interconnects 14 ( Figure IB) on the semiconductor substrate 12; and a polymer layer 16 on the semiconductor substrate 12 encapsulating at least a portion of each through wire interconnect 14.
- the semiconductor substrate 12 ( Figure I B) can comprise a conventional semiconductor die, or a thinned semiconductor die, having integrated circuits 22 ( Figure 1C) constructed in a desired electrical configuration using active semiconductor devices such as transistors.
- the semiconductor substrate 12 can comprise a high speed digital logic device, such as a dynamic random access memory (DRAM), a static random access memory (SRAM), a flash memory, a microprocessor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), an imager device, or a MEMS type device (e.g., accelerometer, microphone, speaker, electro mechanical device).
- DRAM dynamic random access memory
- SRAM static random access memory
- flash memory a microprocessor
- DSP digital signal processor
- ASIC application specific integrated circuit
- the semiconductor substrate 12 ( Figure IB) can comprise a tested die that has been certified as a known good die.
- the semiconductor substrate 12 is a generally rectangular shaped die having opposed lateral edges and opposed longitudinal edges.
- the semiconductor substrate 12 ( Figure IA) can have any polygonal shape, such as square or triangular, and can also have a circular or oval shape.
- the semiconductor substrate 12 can comprise a full thickness semiconductor die or a thinned semiconductor die.
- the semiconductor substrate 12 includes a circuit side 17 ("first side" in some of the claims), and a back side 18 ("second side" in some of the claims).
- the semiconductor substrate 12 includes a plurality of substrate contacts 20 on the circuit side 17, which in the illustrative embodiment comprise the device bond pads.
- the substrate contacts 20 can comprise redistribution contacts (i.e., contacts formed in conjunction with a redistribution layer (RDL)).
- the substrate contacts 20 can comprise a highly-conductive, wire-bondable metal, such as aluminum or copper.
- the substrate contacts 20 can also comprise stacks of different metals, such as aluminum-nickel-gold, aluminum-nickel-solder, copper-palladium, and aluminum on copper.
- the substrate contacts 20 can comprise special purpose contacts formed specifically for constructing the through wire interconnects 14.
- the substrate contacts 20 can comprise electrically isolated contacts, that are not in electrical communication with the integrated circuits 22 ( Figure 1C) on the semiconductor substrate 12.
- this concept can be employed in stacked components to reduce unwanted capacitance, noise, bleed off voltage and bleed off current.
- the semiconductor substrate 12 ( Figure IA) is illustrated with only four substrate contacts 20 ( Figure IA) arranged in a single row.
- the semiconductor substrate 12 can include tens of substrate contacts 20 (Figure IA) arranged in a desired configuration, such as a center array, an edge array or an area array.
- the substrate contacts 20 ( Figure IA) have a generally rectangular peripheral outline and angled corners.
- the substrate contacts 20 ( Figure IA) can have any polygonal shape including square, circular, triangular and oval.
- a size of the substrate contacts 20 ( Figure 1C) can be selected as required.
- each substrate contact 20 can have a length (L) ( Figure 1C) of from about 50 ⁇ m to 200 ⁇ m and a width (W) ( Figure 1C) of from about 50 ⁇ m to 200 ⁇ m.
- each substrate contact 20 has an associated through wire interconnect 14.
- the through wire interconnects 14 can also be formed on only selected substrate contacts 20.
- only the substrate contacts 20 having a selected output or input configuration e.g., Vss, Vcc
- Vss, Vcc can be equipped with a through wire interconnect 14.
- the substrate contacts 20 can be in electrical communication with internal conductors 24 located within the semiconductor substrate 12 proximate to the circuit side 17.
- the internal conductors 24 are in electrical communication with the integrated circuits 22 in the semiconductor substrate 12.
- the internal conductors 24 can be part of the internal structure of the semiconductor substrate 12, and can comprise a highly conductive metal, such as aluminum or copper.
- a die passivation layer 26 ( Figure 1C) proximate to the circuit side 16 protects the internal conductors 24 ( Figure 1C) and the integrated circuits 22 ( Figure 1C).
- the die passivation layer 26 can comprise an electrically insulating material, such as BPSG (borophosphosilicate glass), a polymer or an oxide.
- the die passivation layer 26 ( Figure 1C) includes openings 44 ( Figure 1C) aligned with the substrate contacts 20 which provide access to the substrate contacts 20.
- AU of the elements of the semiconductor substrate 12 including the integrated circuits 22 ( Figure 1C), the internal conductors 24 (Figure 1C), and the die passivation layer 26 ( Figure 1C) can be formed using well known semiconductor fabrication processes.
- the through wire interconnect 14 includes a via 28 through the substrate contact 20 and the semiconductor substrate 12, a wire 30 in the via 28, a bonding member 32 on the wire 30 and the substrate contact 20, and a polymer material 36 in the via 28.
- the via 28 ( Figure 1C) extends through the substrate contact 20, and through the full thickness of the semiconductor substrate 12, from the circuit side 17 to the back side 18 thereof.
- the via 28 ( Figure 1C) is generally circular, and has an inside diameter (ID) which is about 1.5 to 3 times larger than the outside diameter (OD) of the wire 30 ( Figure 1C).
- ID inside diameter
- the wire 30 ( Figure 1C) can have an outside diameter (OD) of about 25 ⁇ m
- the via 28 ( Figure 1C) can have an inside diameter (ID) of about 37.5 ⁇ m to 75 ⁇ m.
- a length of the via 28 ( Figure 1C) is dependent on an overall thickness T of the semiconductor substrate 12 ( Figure 1C).
- a representative range for the thickness T of the semiconductor substrate 12 ( Figure 1C) can be from about 10 ⁇ m to 725 ⁇ m, depending on whether the semiconductor substrate 12 is a thinned or a full thickness die or wafer.
- the via 28 ( Figure 1C) can also include an insulating layer 34 (Figure 1C) formed on an inside diameter thereof, which electrically insulates the via 28 (Figure 1C) from the integrated circuits 22 ( Figure 1C), and other electrical elements on the semiconductor substrate 12.
- the insulating layer 34 ( Figure 1C) can comprise an electrically insulating material, such as a polymer (e.g., polyimide or parylene) or an oxide (e.g., SiO 2 ).
- the wire 30 ( Figure 1C), rather than the via 28 ( Figure 1C), or in addition to the via 28 ( Figure 1C) can be electrically insulated.
- the via 28 is illustrated as being located in an upper left hand corner of the substrate contact 20.
- the via 28 is offset in both x and y directions from a center of the substrate contact 20.
- the via 28 can have an inside diameter (ID) ( Figure 1C) that is about one half of the width (L) ( Figure 1C) of the substrate contact 20 ( Figure 1C).
- ID inside diameter
- Figure 1C inside diameter
- the via 28 can be located anywhere on the substrate contact 20 such as in the center of the substrate contact 20.
- the substrate contact 20 can include multiple vias 28.
- the wire 30 is located along a longitudinal axis of the via 28, and extends across the entire length of the via 28.
- the wire 30 ( Figure 1C) can be held in place in the via 28 ( Figure 1C) by the polymer material 36 ( Figure 1C), which fills the via 28 ( Figure 1C) and surrounds the wire 30 ( Figure 1C).
- the polymer material 36 can comprise an electrically insulating curable polymer, such as a polyimide, an epoxy or a silicone.
- the polymer material 36 ( Figure 1C) can include fillers, such as silicates, configured to reduce the coefficient of thermal expansion (CTE) and adjust the viscosity of the dielectric material. Suitable curable polymers are manufactured by Shinitsu of Japan, and Dexter Electronic Materials of Rocky Hill, CT.
- the polymer material 36 can comprise an electrically conductive material, such as a nano particle conductive polymer.
- the wire 30 ( Figure 1C) includes a loop portion 50, and a first end 38 (Figure 1C) extending out of the via 28 ( Figure 1C) and bonded to the substrate contact 20 ( Figure 1C).
- the wire 30 ( Figure 1C) also includes a second end 40 ( Figure 1C) proximate to the back side 18 ( Figure 1 C) of the semiconductor substrate 12.
- the through wire interconnect 14 ( Figure 1C) also includes a bonded connection 42 ( Figure 1C) between the first end 38 ( Figure 1C) of the wire 30 and the substrate contact 20.
- the second end 40 ( Figure 1C) of the wire 30 can comprise a second contact in the form of a generally spherically shaped contact ball 46, such as a "free air ball” formed using an electronic flame off (EFO) process during the bonding process.
- EFO electronic flame off
- the bonded connection 42 ( Figure 1C) comprises a wedge bond formed using a ball bonding process, such as thermosonic or thermocompressive wire bonding.
- a bonded connection can comprise a wedge bond formed using ultrasonic wire bonding.
- the wire 30 can comprise a bonding ribbon, and a bonded connection can comprise a ribbon wire bond.
- the wire 30 can comprise a compressed wire, and a bonded connection can be in the form of a stud bump and a compression flange on the compressed wire.
- a representative outside diameter (OD) ( Figure 1C) of the wire 30 can be from about 12 ⁇ m to about 150 ⁇ m.
- the wire 30 ( Figure 1C) can comprise a conventional wire material used in semiconductor packaging, such as solder alloys, gold, gold alloys, copper, copper alloys, silver, silver alloys, aluminum, aluminum-silicon alloys, and aluminum-magnesium alloys.
- the wire 30 ( Figure 1C) can comprise a metal, or a metal alloy, that does not contain reductions of hazardous substances (ROHS), such as lead.
- ROHS hazardous substances
- Exemplary ROHS free metals include lead free solders, such as 97.5%Sn2.5%Ag.
- the melting point of the wire 30 should preferably be greater than that of the substrate contact 20.
- the wire 30 can comprise an insulated bonding wire having an electrically insulating outer layer, such as a polymer. The insulating layer on the wire 30 can take the place of the insulating layers 34 ( Figure 1C). This type of insulated bonding wire is available from Micro Bond of Canada.
- the bonding member 32 is located next to the via 28, and is bonded to the substrate contact 20 in a right, lower quadrant of the substrate contact 20.
- the bonding member 32 ( Figure 1C) can be centered on the substrate contact 20 ( Figure 1C) and on the via 28 ( Figure 1C), or located on any portion of the substrate contact 20 ( Figure 1C) or the via 28 ( Figure 1C).
- the bonding member 32 bonds the first end 38 of the wire 30 ( Figure 1C) to the substrate contact 20 ( Figure 1C).
- the bonding member 32 ( Figure 1C) functions as a first contact for the through wire interconnect, as a securing and supporting structure for the wire 30 ( Figure 1C), and as a bonding structure for bonding the through wire interconnect 14 ( Figure 1C) to an external electrical element, such as contacts on a support substrate, or another through wire interconnect on another semiconductor component.
- the bonding member 32 ( Figure 1C) preferably comprises a non oxidizing, bondable material such as gold or platinum, or an easily reflowable material, such as solder.
- the bonding member 32 ( Figure 1C) comprises a stud bump, or a ball bump, bonded to the substrate contact 20.
- the bonding member 32 ( Figure 1C) can be formed using a wire bonder, a stud bumper, or a ball bumper.
- the bonding member 32 ( Figure 1C) can comprise a solder bump, a welded connection, or a conductive polymer connection.
- the bonding member 32 has a diameter which is less than the length (L) and the width (W) of the substrate contact 20 (e.g., 25% to 75%), such that it covers only a portion of the substrate contact 20, and does not cover the via 28.
- a bonding member can also be configured to substantially cover the substrate contact 20 and the via 28.
- the polymer layer 16 substantially covers the circuit side 17 of the substrate 12, and has a peripheral outline matching that of the substrate 12. Alternately, the polymer layer 16 can cover only selected portions of the circuit side 17 of the substrate 12, such as only the areas surrounding the substrate contacts 20. As shown in Figure 1C, the polymer layer 16 encapsulates the substrate contacts 20 and loop portions 50 of the wires 30 of the through wire interconnects 14. The polymer layer 16 also substantially encapsulates the bonding member 32. However, a tip portion 48 of the bonding member 32 remains unencapsulated by the polymer layer 16, and forms a first contact for the through wire interconnect 14 proximate to the circuit side 17.
- the polymer layer 16 can comprise a curable polymer material such as silicone, polyimide, epoxy parylene or a molding compound.
- these materials can include fillers, such as silicates, configured to reduce the coefficient of thermal expansion (CTE), and adjust the viscosity of the polymer material.
- a curable polymer material is manufactured by Dexter Electronic Materials of Rocky Hill, CT under the trademark "HYSOL” FP4450.
- One suitable molding compound is manufactured by JSR Micro of North America under the product designation JSR WPR-S 17OP.
- Other molding compounds particularly suited for the film assisted molding process to be hereinafter described are manufactured by Shin-Etsu Chemical Co. Ltd. of Japan.
- the polymer layer 16 ( Figure 1C) has a planar surface which facilitates stacking of the semiconductor component 10 ( Figure IA) to another component, or to a next level substrate.
- the polymer layer 16 ( Figure 1C) encapsulates the wire 30 ( Figure 1C), the loop portion 50 (Figure 1C) of the wire 30 ( Figure 1C), and the bonding member 32 ( Figure 1C).
- FIG. 2A-2O alternate embodiment through wire interconnects 14-1 to 14-15 are illustrated.
- the through wire interconnects 14-1 to 14-15 are all substantially similar to the through wire interconnect 14 ( Figures IA- IC).
- a through wire interconnect 14-1 includes a wire 30-1 encapsulated by a polymer material 36-1, and a second contact 46-1 in the form of a planar end of the wire 30-1.
- the polymer material 36-1 and the second contact 46-1 have a same planar surface.
- a through wire interconnect 14-2 includes a wire 30-2 encapsulated by a polymer material 36-2, and a second contact 46-2 in the form of a stud bump or a ball bump on the wire 30-2 and the polymer material 36-2.
- a through wire interconnect 14-3 includes a wire 30-3 encapsulated by a polymer material 36-3, and a second contact 46-3 in the form of a metal bump, such as solder, gold, or nickel on the end of the wire 30-1.
- the second contact 46-3 can comprise a meniscus solder coated end.
- the second contact 46-3 can comprise nickel plated with a solder bump or ball.
- a through wire interconnect 14-4 includes a wire 30-4 encapsulated by a polymer material 36-3 that is etched back to expose a second contact 46-4 on the wire 30-4.
- a through wire interconnect 14-5 includes a wire 30-5 encapsulated by a polymer material 36-5, and a second contact 46-5 in the form of a planar metal pad on the wire 30-5 and the polymer material 36-5.
- a through wire interconnect 14-6 includes a wire 30-6 encapsulated by a polymer material 36-6.
- a substrate 12-6 is etched back to expose the polymer material 36-6.
- a second contact 46-6 comprises a planar end of the wire 30-6 and the polymer material 36-6 have a same planar surface.
- a through wire interconnect 14-7 includes a wire 30-7 encapsulated by a polymer material 36-7.
- both the polymer material 36-7 and a back side of a substrate 12-7 are etched back to expose a second contact 46-7 which comprises an end of the wire 30-7.
- a through wire interconnect 14-8 includes a wire 30-8 encapsulated by a polymer material 36-8.
- the polymer material 36-8 also encapsulates the circuit side of the substrate 12-8.
- the polymer material 36-8 takes the place of both the polymer layer 16 ( Figure 1C) and the polymer material 36 ( Figure 1C).
- the polymer material 36-8 can be formed using a film assisted molding process.
- the through wire interconnect 14-8 also includes a second contact 46-8 which comprises a planar end of the wire 30-8, which is co-planar to the polymer material 36-8.
- a through wire interconnect 14-9 includes a wire 30-9 encapsulated by a polymer material 36-9. As with the previous embodiment, the polymer material 36-9 also encapsulates the circuit side of the substrate 12-9. The through wire interconnect 14-9 also includes a second contact 46-9 which comprises an end of the wire 30-9 projecting from a surface of the polymer material 36-9.
- a through wire interconnect 14-10 includes a wire 30-10 encapsulated by a polymer material 36-10. As with the previous embodiment, the polymer material 36-10 also encapsulates the circuit side of the substrate 12-10. The through wire interconnect 14-10 also includes a back side polymer layer 16-10, and a second contact 46-10 which comprises a planar end of the wire 30-10 co-planar to the back side polymer layer 16-10.
- a through wire interconnect 14-11 includes a wire 30-11 bonded to a tip portion of a bonding member 32-11.
- a bonded connection 42-11 is formed between the wire 30-11, and the tip portion of the bonding member 32-11.
- the bonding member 32-11 can comprise a stud bump bonded to the substrate contact 20-11
- the bonded connection 42-11 can comprise a ball bond formed on the stud bump.
- the bonded connection 42-11 can be formed anywhere on the bonding member 32-11 such as in the center, or on an exterior surface thereof.
- a polymer layer 16-11 substantially encapsulates the through wire interconnect 14-11 , but leaves the bonded connection 42-11 and the tip portion of the bonding member 32-11 exposed as a first contact for the through wire interconnect 14-11.
- the polymer layer 16-11 also fills the via 28-1 1 and secures the wire 30-11 therein, substantially as previously described for polymer material 36 ( Figure 1C).
- the polymer layer 16-11 can be formed using a film assisted molding process to be hereinafter described.
- a through wire interconnect 14-12 includes a bonding member 32-12 in the form of a double bump.
- a bonded connection 42-12 comprises a wire 30-12 within the bonding member 32-12 sandwiched between the double bumps.
- the bonded connection 42-12 can be formed between the lowermost bump of the bonding member 32-12 and the substrate contact 20-12.
- US Patent Nos. 5,496,775 and 6,717,245, both of which are incorporated herein by reference, disclose double bump structures and techniques.
- a polymer layer 16-12 substantially encapsulates the through wire interconnect 14-12, but leaves a portion of the bonding member 32-12 exposed as a first contact for the through wire interconnect 14-12.
- through wire interconnects 14-13 include redistribution conductors 31-13 and pads 33-13 in electrical communication with the substrate contacts 20-13.
- the pads 33-13 can comprise test pads, wire bonding pads, outer lead bond OLB pads, or extended rdl pads.
- the through wire interconnects 14- 13 include a polymer layer 16-13, which has been cut away to show the redistribution conductors 31-13 and pads 33-13.
- the polymer layer 16-13 also includes windows or openings which provide access to the pads 33-13.
- the pads 33-13 permit temporary electrical connections to be made for performing test procedures, such as functional, parametric and burn-in testing.
- the integrated circuits 22 ( Figure 1C) on the semiconductor substrate 12 ( Figure 1C) can be tested or "probed” prior to fabrication or partially fabrication of the through wire interconnects 16-13.
- the redistribution conductors 31-13 and the pads 33-13 can have any desired pattern, and can connect multiple through wire interconnects 14-13 together substantially as shown in Figure 2M. As also shown in Figure 2M, some of the through wire interconnects 14-13 do not include an associated pad 33-13.
- a through wire interconnect 14-14 includes a bonded connection 42-14 in the form of a wedge bond formed between the wire 30-14 and the substrate contact 20-14 using an ultra sonic or wedge bonding process.
- the bonded connection 42-14 can comprise a ball bond formed using a thermosonic or thermocompression bond.
- a polymer layer 16-14 encapsulates the through wire interconnect 14-14, while leaving a tip portion 35-14 of the wire 30-14 exposed as a first contact for the through wire interconnect 14-14.
- the polymer layer 16-14 also fills the via 28-14 and secures the wire 30-14 therein, substantially as previously described for polymer material 36 ( Figure 1C).
- the tip portion 35-14 can also include a wear resistant or penetration enhancing layer.
- the polymer layer 16-14 can be formed using a film assisted molding process to be hereinafter described.
- a through wire interconnect 14-15 is substantially similar to the through wire interconnect 14-14 ( Figure 2N). However, the through wire interconnect 14-15 also includes a projection 37-15, such as a metal pin, a ball bump or a stud bump, on the tip portion of the wire 30-15. In this embodiment, the projection 37-15 functions as a first contact for the through wire interconnect 14-15.
- a stacked system 54 includes two semiconductor components 10 stacked in a circuit side 17 to back side 18 configuration.
- the ball contact 46 on the upper semiconductor component 10 is bonded to the bonding member 32 on the lower semiconductor component 10 using a suitable bonding process such as a gold to gold diffusion bond, a reflow bond, or a conductive polymer bond, such as an anisotropic conductive film (ACF) to be hereinafter described.
- ACF anisotropic conductive film
- the polymer layer 16 on the lower semiconductor component 10 provides a planar surface for stacking.
- either the ball contacts 46 on the lower semiconductor component 10, or the bonding members 32 on the upper semiconductor component 10 can be configured as terminal contacts for the stacked system 54.
- separate terminal contacts such as solder balls, can be formed on the semiconductor components 10 in electrical communication with the ball contacts 46 or the bonding members 32.
- Previously incorporated application serial no. 11/296,057 discloses methods for forming terminal contacts.
- a stacked system 56 includes two semiconductor components 10 stacked in a circuit side 17 to circuit side 17 configuration.
- the bonding members 32 on the components 10 are bonded to one another using a suitable bonding process such as a gold to gold diffusion bond, a reflow bond, or a conductive polymer bond such as an anisotropic conductive film (ACF) to be hereinafter described.
- ACF anisotropic conductive film
- the polymer layers 16 on both components 10 provide planar surfaces for stacking.
- the ball contacts 46 can be configured as terminal contacts for the stacked system 56. Alternately, separate terminal contacts such as solder balls can be formed on the semiconductor components 10 in electrical communication with the ball contacts 46.
- Previously incorporated application serial no. 11/296,057 discloses additional semiconductor components and stacked systems that can be fabricated using semiconductor components with through wire interconnects.
- the semiconductor component 1OA includes a substrate 12A having a plurality of substrate contacts 2OA and through wire interconnects 14 A.
- Each through wire interconnect 14A includes a via 28 A, a wire 3OA having a loop portion 50A, and a bonding member 32A bonding the wire 30A to the substrate contact 2OA, substantially as previously described for through wire interconnects 14 ( Figure IA).
- the wire 30A and the contact ball 46A (second contact) on the wire 30A are free to move in the z direction as indicated by arrow 62A ( Figure 4C).
- the through wire interconnects 14A also include polymer members 58 A (Figure 4C) on the substrate contacts 2OA ( Figure 4C) 5 which support the loop portions 5OA ( Figure 4C) of the wires 3OA ( Figure 4C).
- the polymer members 58A can have a compliant, resilient or compressible configuration.
- the loop portions 50A (Figure 4C) of the wires 30A ( Figure 4C) can be embedded in the polymer members 58 A ( Figure 4C) or supported by grooves or other features on the polymer members 58A ( Figure 4C).
- the polymer members 58 A ( Figure 4C) can have a relatively rigid configuration with the wires 3OA ( Figure 4C) supported by the surfaces thereof.
- the polymer members 58A ( Figure 4C) protect, and maintain the planarity and the shapes of the loop portions 50A (Figure 4C) of the wires 30A ( Figure 4C).
- the polymer members 58A ( Figure 4C) also allow the tips of the loop portions 50A ( Figure 4C) to be used as contacts for the through wire interconnects 14A (i.e., first contacts as previously described, or in some cases third contacts in combination with the first contacts and the second contacts).
- the loop portions 5OA ( Figure 4C) can have a first height Hl ( Figure 4C) on the substrate 12 A, which is greater than a second height H2 ( Figure 4C) of the bonding members 32A ( Figure 4C) on the substrate 12 A.
- the polymer members 58A can also be configured to provide a spring force which allows the contact balls 46A (Figure 4C) to flex in the z- direction during electrical engagement of a test contact 64 ( Figure 6A) on a device under test 66 ( Figure 6A).
- the device under test 66 Figure 6A
- the device under test 66 Figure 6A
- the polymer member 58 A Figure 4C
- the polymer member 58 A also allow the tips of the loop portions 50A (Figure 4C) of the wires 30A ( Figure 4C) to flex during electrical engagement of mating contacts.
- the sidewalls of the vias 28 A can also be covered with a low friction insulating layer 34A (Figure 4C), such as parylene, which allows the wires 3OA to move freely within the vias 28A ( Figure 4C) during electrical engagement.
- the wires 30A can also include polymer layers such as the previously described insulated bonding wire from Micro Bond of Canada. In this case the polymer layers on the wires 3OA ( Figure 4C) can help lower friction between the wires 30A ( Figure 4C), and the vias 28A ( Figure 4C).
- the wires 30A ( Figure 4C) can be long enough to space the contact balls 46A (Figure 4C) from the substrate 12A ( Figure 4C) to allow movement during electrical engagement.
- the polymer members 58A can comprise a polymer material such as silicone, polyimide, epoxy or mold compound having a selected size, shape and durometer.
- the polymer members 58A can be formed with required sizes and shapes using a molding process, a deposition process, or a screen printing process.
- each through wire interconnect 14A has an associated polymer member 58A ( Figure 4C).
- a polymer member can be formed to support several through wire interconnects 14 A, such as all of the through wire interconnects 14A on a row of substrate contacts 2OA ( Figure 4C).
- the polymer members 58A are tapered to conform to the natural shape of the wire loops 50A ( Figure 4C).
- the polymer members 58A ( Figure 4A) can have any desired shape.
- the polymer members 58A ( Figure 4A) can also have any desired footprint such as a circular or polygonal, and any desired height.
- the polymer members 58A can include grooves, ridges, indentations or other features, which support the loop portions 5OA of the wires 30A.
- the polymer members 58 A can at least partially encapsulate or surround the wire loops 50A ( Figure 4C)
- the contact balls 46 A, and the tips of the loop portions 5OA as well can include wear resistant outer layers 6OA, which coat the surfaces of the wires 30A (Figure 4C).
- the wires 30A can comprise gold
- the outer layers 6OA can comprise nickel, tungsten or a conductive polymer having metal particles therein.
- the outer layers 6OA can also enhance oxide and contaminant penetration for making low resistance, temporary or permanent electrical connections.
- an alternate embodiment 2X semiconductor component 1OB includes through wire interconnects 14B constructed substantially as previously described for the semiconductor component 1OA ( Figure 4C).
- the semiconductor component 1OB includes polymer members 58B which support loop portions 50B of the through wire interconnects 14B.
- the semiconductor component 1OB also includes a first polymer layer 16B-1, which encapsulates the circuit side 17B of the semiconductor substrate 12B and substantially encapsulates the loop portions 5OB of the through wire interconnects 14B.
- the first polymer layer 16B-1 also fills the via 28B and secures the wire 30B in the vias 28B, substantially as previously described with the polymer material 36 ( Figure 1C).
- the semiconductor component 1OB also includes a second polymer layer 16B-2, which encapsulates the back side 18B of the semiconductor substrate 12B, and substantially encapsulates the ball contacts 46B of the through wire interconnects 14B. However, surfaces of the ball contacts 46B can remain exposed, to function as contacts (second contacts) for the through wire interconnects 14B proximate to the back side 18B.
- the semiconductor component 1OA functions as an interconnect component for making temporary electrical connections with a device under test 66.
- the device under test 66 can comprise a semiconductor wafer, in which case the semiconductor component 1OA would perform the same function as a probe card.
- the device under test 66 can comprise a singulated semiconductor die or semiconductor package.
- the semiconductor component 1OA can be contained in a test fixture, substantially as described in US Patent No. 5,519,332 entitled "Carrier For Testing An Unpackaged Semiconductor Die", which is incorporated herein by reference.
- the device under test 66 includes a plurality of test contacts 64 that are initially aligned with the ball contacts 46A of the through wire interconnects 14 A. Alignment can be accomplished using optical or mechanical alignment techniques that are known in the art. As also shown in Figure 6A, the through wire interconnects 14A are placed in electrical communication with test circuitry 70, which is configured to apply test signals to the device under test 66. Previously incorporated application serial no. 11/296,057 discloses various methods and structures for placing the through wire interconnects 14A into electrical communication with the test circuitry 70.
- either the semiconductor component 1OA, or the device under test 66, (or both) can be moved in the z-direction to place the ball contacts 46A of the through wire interconnects 14A into contact with the test contacts 64.
- the semiconductor component 1OA and the device under test 66 can be held together using a biasing force generated by a test fixture, a wafer prober or other testing device known in the art. This establishes temporary electrical communication between the ball contacts 46A of the through wire interconnects 14A and the test contacts 64.
- the wire 30A is free to move in the z-direction during electrical engagement, variations in the planarity and location of the test contacts 64 can be accommodated by movement of the ball contacts 46A.
- the polymer members 58 A provide spring forces for biasing the ball contacts 46A against the test contacts 64 and for returning the ball contacts 46A to their original locations following the test process. This allows the ball contacts 46A to be used to align with and test another device under test 66. Further, the outer layers 6OA ( Figure 4D) on the ball contacts 46 A penetrate oxide layers on the test contacts 64 to provide low resistance temporary electrical connections.
- test system 72 incorporating the semiconductor component 1OA is illustrated.
- the semiconductor component 1OA functions as an interconnect component for making temporary electrical connections with a device under test 66 substantially as previously described for the test system 68 ( Figure 6A).
- the loop portions 50A of the wires 30A rather than the ball contacts 46A, make the temporary electrical connections with the test contact 64 on the device under test 66.
- the polymer members 58A provide spring forces for maintaining the location and planarity of the loop portions 50A.
- the polymer members 58 A also provide spring forces for biasing the loop portions 5OA into the test contact 64 under a biasing force generated by a test fixture, a wafer prober or other testing device known in the art.
- a test fixture a wafer prober or other testing device known in the art.
- the same test system 72 ( Figure 7) can be constructed using the semiconductor component 1OB ( Figure 5) in place of the semiconductor component 1OA ( Figure 7).
- the polymer layer 16B-I * ( Figure 5) can be relatively compressible to allow movement of the loop portions 50A during electrical engagement.
- an alternate embodiment module system 74 incorporating two semiconductor components 1OU, 1OL having through wire interconnects 14B is illustrated.
- the semiconductor components 1OU, 1OL are substantially similar to the semiconductor component 1OB of Figure 5. Although only two semiconductor components 1OU, 1OL are illustrated, it is to be understood that the module system 74 can include any number of stacked semiconductor components (e.g., two to twenty). The claims to follow thus refer to at least two stacked semiconductor components.
- the semiconductor components 1OU, 1OL are attached and interconnected using an anisotropic conductive film 41 which covers the back side of the lower semiconductor component 1OL, and the circuit side of the upper semiconductor component 1OU.
- the semiconductor components 1OU, 1OL can be attached and interconnected using an adhesive bond and a conductive bond between mating elements.
- the module system 74 ( Figure 8) includes a module substrate 78, such as a circuit board, having a plurality of electrodes 80, which connect to other electrical elements and circuits on the module substrate 78.
- the loop portions 5OB of the through wire interconnects 14B on the lower semiconductor component 1OL are bonded to the electrodes 80 on. the support substrate 78 using a bonded connection as previously described.
- the loop portions 50B of the through wire interconnects 14B .on the lower semiconductor component 1 OL can be bonded to the electrodes 80 on the module substrate 78 using bonded connections such as solder fillets, conductive adhesive layers, reflow bonds, or diffusion bonds.
- the loop portions 5OB are supported by the polymer members 58B, which maintain their locations and planarity.
- the polymer layer 16B on the lower semiconductor component 1OL also spaces and electrically insulates the lower semiconductor component 1OL from the module substrate 78.
- these electrical connections can be made using an anisotropic conductive film 41B placed between the polymer layer 16B on the lower semiconductor component 1OL and the substrate 78.
- the module system 74 also includes the anisotropic conductive film 41 which electrically connects the loop portions 5OB of the through wire interconnects 14B on the upper semiconductor component 1OU with the through wire interconnects 14B on the lower semiconductor component 1 OL.
- the ball contacts 46B of the through wire interconnects 14B on the lower semiconductor component 1OL have been eliminated, such that electrical contact is through the anisotropic conductive film 41 to the ends of the wires 30B of the through wire interconnects 14B on the lower semiconductor component 1OL.
- the anisotropic conductive film 41 and the anisotropic conductive film 41B can comprise a thermally and electrically conductive Z-axis film adhesive. On suitable Z-axis film adhesive is manufactured by Btechcorp of Brentwood, TN under the product description IOB-3.
- the polymer layer 16B on the upper semiconductor component 1OU contacts the anisotropic conductive film 41.
- the polymer members 58B on the upper semiconductor component 1 OU support the loop portions 50B and their points of contact with the anisotropic conductive film 41.
- the ball contacts 46B of the through wire interconnects 14B on the upper semiconductor component 1OU provide terminal contacts from the outside to the module system 74.
- the polymer layer 16B-2 on the back side of the upper semiconductor component 1OU provides electrical insulation for the upper semiconductor component 1OU.
- a wafer system 76 includes a semiconductor wafer 82 and multiple singulated semiconductor components 10 ( Figures IA-C) bonded to the semiconductor wafer 82.
- the wafer system 76 can include any other previously described alternate embodiment semiconductor component.
- the semiconductor wafer 82 includes a plurality of semiconductor dice 84 with a desired electrical configuration having die contacts 86 ( Figure 9B) in electrical communication with the integrated circuits contained on the semiconductor dice 84.
- the semiconductor dice 84 are illustrated as having peripheral outlines (footprints) that are about the same size but slightly larger than the peripheral outlines (footprints) of the semiconductor components 10.
- the bonding members 32 of the through wire interconnects 14 on the semiconductor components 10 are bonded to the die contacts 86 on the semiconductor dice 84 contained on the semiconductor wafer 82.
- the polymer layers 16 on the semiconductor components 10 provide planar surfaces, which electrically insulate the components 10 from the semiconductor dice 84.
- adhesive layers 88 can be used to attach the semiconductor components 10 to the semiconductor wafer 82. If desired the adhesive layers 88 can comprise a conductive adhesive, such as the previously described Z-axis film adhesives to provide electrical conductivity as well as mechanical attachment.
- the ball contacts 46 on the semiconductor components 10 provide outside electrical connection points (second contacts) to the semiconductor components 10 and the corresponding semiconductor dice 84 on the semiconductor wafer 82.
- the semiconductor components 10 can be flipped and the ball contacts 46 bonded to the die contacts 86 on the semiconductor dice 84.
- the bonding members 32 would be on outside, and could provide outside electrical connection points (second contacts).
- the loop portions 50A (Figure 4B) or 5OB (Figure 5) of semiconductor components 1OA ( Figure 4B) or 1OB ( Figure 5) could be bonded to the die contacts 86 ( Figure 9B) substantially as shown in Figure 8.
- a wafer to wafer system 90 is substantially similar to the wafer system 76 ( Figures 9A-9B) but the semiconductor components 10 are contained on a second semiconductor wafer 92.
- the wafer to wafer system 90 can include any of the previously described alternate embodiment semiconductor components contained on the second semiconductor wafer 92.
- FIG. 1 IA-I ID and 12A-12C a method for fabricating the semiconductor component 10 ( Figure IA) is illustrated. Essentially the same method can be used to fabricate any of the previously described alternate embodiments of the semiconductor component 10.
- the method comprises a wafer level fabrication method. However, it is to be understood that the method can also be performed on singulated components with a die level fabrication method.
- a component substrate 94 containing a plurality of the semiconductor substrates 12 is provided.
- the component substrate 94 can comprise a semiconductor wafer or a portion of a wafer containing semiconductor dice. Alternately the component substrate 94 can comprise a panel containing semiconductor packages, such as molded array packages.
- the component substrate 94 can have a desired thickness, such as the previously described thickness T ( Figure 1C) for the semiconductor substrates 12.
- a plurality of through wire interconnects 14 are formed on the semiconductor substrates 12 contained on the component substrate 94.
- Previously incorporated US application serial nos. 11/102,408 and 11/296,057 describe methods and systems for fabricating the through wire interconnects 14.
- Each through wire interconnect 14 includes the via 28 through the substrate contact 20 and the semiconductor substrate 12, the wire 30 in the via 28 bonded to the substrate contact 20, and the ball contact 46 (second contact) on the wire 30.
- Each through wire interconnect 14 also includes the bonding member 32 (second contact) on the substrate contact 20 and the wire 30 having the tip portion 48 forming a first contact substantially as previously described.
- any of the previously described alternate embodiment of through wire interconnects can be fabricated on the semiconductor substrates 12 contained on the component substrate 94.
- Each through wire interconnect 14 can also include the polymer material 36 (Figure 11 A) in the via 28 substantially as previously described.
- the polymer material 36 can be deposited into the via 28 and around the wire 30 in viscous form and then cured to harden.
- excess polymer material such as material on the circuit side 17 of the semiconductor substrate 12 could then be removed using a spacer etch process with a suitable etchant.
- the polymer material 36 can be deposited into the via 28 in viscous form prior to placement of the wire 30. Tn this case, the wire 30 would be pushed into the viscous polymer material 36, which would then be cured to harden around the wire 30. This would eliminate the need for a spacer etch to remove excess material.
- the via could initially be a non vented counterbore to prevent the egress of liquids or slurries during a subsequent back side thinning step, as described in previously incorporated US application serial nos. 11/102,408 and 11/296,057.
- the polymer material 36 ( Figure 1 IA) can be deposited using a suitable deposition process such as screen printing, stenciling or deposition using a nozzle or a material dispensing system.
- the polymer material 36 ( Figure 11 A) can comprise an electrically insulating curable polymer, such as a polyimide, epoxy, a silicone or a mold compound.
- the polymer material 36 can include fillers, such as silicates, configured to reduce the coefficient of thermal expansion (CTE) and adjust the viscosity of the dielectric material.
- Suitable curable polymers are manufactured by Shinitsu of Japan, and Dexter Electronic Materials of Rocky Hill, CT.
- the polymer material 36 provides a potting structure which secures and electrically insulates the wire 30 in the via 28.
- the polymer material 36 in the via 28 can comprise an electrically conductive material.
- a film assisted molding system 96 is provided. Suitable film assisted molding systems are available from Boschman Technologies b.v. Nieuwgraaf, The Netherlands, and by Yamada of Japan.
- the film assisted molding system 96 allows ultra thin semiconductor components to be encapsulated on one or more surfaces.
- the film assisted molding system 96 includes a first mold 98 for supporting the circuit sides 17 of the semiconductor substrates 12 on the component substrate 94, and a second mold 100 for supporting the back sides 18 of the semiconductor substrates 12 on the component substrate 94.
- the first mold 98 includes a plurality of mold cavities 102 configured to mold the polymer layer 16 (Figure IB) on the semiconductor substrates 12.
- the components 10 ( Figure HD) are molded separately, which is referred to as a matrix substrate configuration. Alternately, multiple components can be molded together, which is referred to as an array substrate configuration.
- the first mold 98 includes a mold film 104 which follows the contour of the mold cavities 102.
- the first mold 98, the mold film 104 and the mold cavities 102 are sized and shaped such that the tip portions 48 of the bonding members 32 become embedded in the mold film 104 and protected from the subsequent molding step.
- These elements are also configured to form the polymer layers 16 ( Figure HD) with a selected thickness.
- a representative range for the selected thickness can be from 10 ⁇ m to 500 ⁇ ra.
- a molding step is performed in which a plastic molding material, such as a thermoset polymer, is injected into the mold cavities 102 to form the polymer layers 16 on the circuit sides 17 of the semiconductor substrates 12.
- a plastic molding material such as a thermoset polymer
- the tip portions 48 of the bonding members 32 are protected by the mold film 104 from the plastic molding material.
- the polymer layers 16 encapsulate the circuit sides 17 of the semiconductor substrates 12.
- the polymer layers 16 can be made with planar surfaces and precise thicknesses.
- the tip portions 48 of the bonding members 32 can project from the polymer layers 16 by a selected distance.
- a representative range for this selected distance can be from 10 ⁇ m to 75 ⁇ m.
- the semiconductor components 10 are referred to as having a IX configuration.
- essentially the same molding process can be used to form a 2X or a 6X component.
- essentially the same molding process can be used to encapsulate the edges and back sides 18 of the semiconductor substrates 12, while leaving tip portions of the ball contacts 46 (Figure 1 ID) exposed.
- essentially the same molding process can also be used to form both the polymer layers 16 for encapsulation, and the polymer material 36 (Figure 1C) in the vias 28 ( Figure 1C).
- the same molding process can also be used to have selected areas on the component substrate 94, or on the individual semiconductor substrates 12, unencapsulated by the polymer layers 16.
- the pixel array of an imager component can remain unencapsulated.
- the molding film 104 can be configured to cover or "gasket off' the pixel arrays, or other selected areas of the semiconductor substrates 12, from being encapsulated by the mold compound.
- "blocks" or "pedestals” of a compressible polymer, such as silicone can be placed in a selected pattern on the molding film 104, or on the component substrate 94. During the molding step, the "blocks" or “pedestals” would be compressed between the component substrate 94 and the molding film 104.
- the area or element would be free of the plastic molding material.
- the "blocks” or “pedestals” could then be removed after the molding step. Alternately, the “blocks” or “pedestals” could be left attached to the component substrate 94, and used to attach lenses over the pixel arrays of imager components.
- a singulating step such as sawing, scribing, liquid jetting, or laser cutting through a liquid, can be performed to singulate the semiconductor components 10 from the component substrate 94 with desired footprints, such as chip scale outlines.
- a wafer sized component can be provided which contains multiple unsingulated semiconductor substrates 12.
- FIG. 13A-13B a method for fabricating the semiconductor component 1 OA ( Figure 4B) with through wire interconnects 14A (Figure 4B) having polymer members 58A ( Figure 4B) is illustrated.
- the via 28A and the insulating layer 34 A are formed in the substrate contact 2OA substantially as described in previously incorporated US application serial nos. 11/102,408 and 11/296,057.
- the via 28A is initially a counterbore or blind hole having a vent opening 108.
- the back side 18A of the substrate is thinned to expose the ball contact 46 A ( Figure 13B).
- the polymer members 58A can be formed on the substrate contacts 2OA.
- the polymer members 58 A can comprise a polymer material such as silicone, polyimide, epoxy or mold compound.
- the polymer members 58A can have a desired size, shape and durometer.
- the polymer members 58 A can be fabricated using a suitable process, such as depositing, molding or screen printing a viscous or semi viscous (B-stage) curable polymer onto the substrate contacts 2OA, and if desired other portions of the circuit side 17A of the semiconductor substrate 12 A.
- the polymer members 58 A can also be formed by placing pre-formed adhesive polymer elements on the substrate contacts 28A.
- a wire bonder having a bonding capillary 110 can be provided.
- the wire bonder is configured to perform an ultra fine pitch (e.g., ⁇ 65 ⁇ m) wire bonding process.
- Suitable wire bonders are manufactured by Kulicke & Soffa Industries Inc. of Willow Grove, PA, and Palomar of Carlsbad, CA.
- One suitable wire bonder is an "AT PREMIER" large area ball bonder manufactured by Kulicke & Soffa Industries Inc., having a total bond placement accuracy of about +/- 5 ⁇ m at pitches down to about 65 ⁇ m. Bonding capillaries are available from SPT (Small Precision Tools) of Petaluma, CA, and from Kulicke & Soffa Industries Inc.
- the bonding capillary 110 (Figure 13B) is configured to form a continuous length of bonding wire into the wire 30A ( Figure 13B) for the through wire interconnect 14A ( Figure 13B), and to form the bonded connections 42 A with the substrate contacts 2OA.
- Previously incorporated US application serial nos. 11/102,408 and 11/296,057 further describe the bonding step.
- the bonding capillary 110 is controlled such that the wires 30A follow the contour of the polymer members 58A, and have the high loop portions 50A.
- the polymer members 58A can be in a semi-cured or B-stage condition during the bonding step, such that the loop portions 50A of the wires 3OA are in effect embedded in the polymer members 58 A.
- the outside surfaces of the loop portions 50A can have outer layers 6OA (Figure 4D) formed of a wear resistant metal such as nickel.
- the wear resistant metal can be provided on the wires 30A from the outset, or can be plated on the loop portions 50A following the bonding step.
- the bonding members 32A ( Figure 4B) can be formed on the bonded connections 42A, using a suitable process such as ball bumping, stud bumping or reflow bonding, as further described in previously incorporated US application serial nos. 1 1/102,408 and 11/296,057.
- the semiconductor substrate 12A can then be thinned from the back side to expose the ball contacts 46A.
- the film assisted molding process shown in Figures 1 IA-I ID and 12A-12C can be used to form polymer layers (e.g., 16B-1 in Figure 5) as required.
- the encapsulated semiconductor component 1OE includes a polymer layer 16E which encapsulates the circuit side 17, the back side 18, and the sides 52 of the semiconductor substrate 12.
- the polymer layer 16E encapsulates all six sides of the semiconductor substrate 12, and the component 1OE is referred to as 6X component.
- a polymer layer can be configured to encapsulate only the circuit side 17 and the back side 18 of the substrate 12, such that a 2X component would be provided.
- US Patent No. 6,908,784 which is incorporated herein by reference, discloses different configurations of encapsulated semiconductor components.
- FIG 15A-15D essentially the same film assisted molding process shown in Figures 1 IA-I ID and 12A-12C, can be used to fabricate any of the previously described through wire interconnects in which the polymer layer which encapsulates the component, also fills the via in place of the polymer material.
- fabrication of the semiconductor component 14-11 of Figure 2K is illustrated.
- the via 28-11 and the insulating layer 34-11 are formed in the substrate contact 20-11 substantially as previously described for Figure 13 A.
- a vent 108-11 to the via 28-11 is formed.
- the bonding member 32-11 is formed on the substrate contact 20-11.
- the bonding member 32-11 can comprise a stud bump, or a ball bump, bonded to the substrate contact 20-11 using a wire bonder, a stud bumper, or a ball bumper.
- the bonding member 32-11 can comprise a solder bump, a welded connection, or a conductive polymer connection.
- a bonding capillary 112 is used to place the wire 30-11 in the via 28-11, and to form the bonded connection 42-11 between the wire 30-11 and the bonding member 32-11.
- the wire 30-11 can touch the via 28-11 as shown or can be suspended in the via 28-11.
- a film assisted molding process is performed substantially as shown in Figures 1 IA-I ID and 12A-12C to form the polymer layer 16-11.
- the mold film 104 protects portions of the wire 30-11 and the bonding member 32-1 1 , so that they remain unencapsulated as previously described.
- the mold compound flows into the via 28-11 to fill the via 28-11 and secure the wire 30-11.
- the wire 30-11 may be pushed during molding, and some buckling can occur, this can be tolerated as long as shorting to other elements by the wire 30-11, and removal of the insulating layer 34-1 1 does not occur.
- the vent 108-11 allows air to escape from the via 28-11 and the molding compound to flow freely into the via 28- 11.
- a vacuum can also be applied to the vent 108-11 to facilitate filling of the via 28- 11 by the mold compound.
- the vent 108-11 can also function to center the wire 30-11 in the via 28-11.
- the molding process can be performed to prevent the molding compound from flowing through the vent 108-11 onto the back side of the substrate 12-11.
- the vent 108-11 may not be required, such as when a vacuum is pulled on the mold cavities 102 ( Figure 1 IB).
- FIGS 16A-16C a method for fabricating a semiconductor component 10-13 (Figure 16C) is illustrated using a film frame molding process to form the polymer layer 16-13 (Figure 16C) for the semiconductor component 10-13 ( Figure 16C).
- a plurality of semiconductor substrates 12-13 are provided on a component substrate 94, such as a semiconductor wafer, substantially as previously described and shown in Figure 12A.
- through wire interconnects 14-13 are formed on the semiconductor substrates 12-13, substantially as previously described and shown in Figure 12 A.
- the through wire interconnects 14-13 also include conductors 31-13 and pads 33-13, substantially as previously described and shown in Figure 2M.
- the component substrate 94 is singulated into separate semiconductor substrates 12-13.
- the singulation step can be performed using a suitable process such as saw cutting, etching or liquid jetting.
- the semiconductor substrates 12-13 can be tested by placing the pads 33- 13 in electrical communication with testing circuitry 114.
- the semiconductor substrates 12-13 can be placed in a test fixture, substantially as described in US Patent No. 5,519,332 entitled “Carrier For Testing An Unpackaged Semiconductor Die", which is incorporated herein by reference.
- Each semiconductor substrate 12-13 can thus be certified as a known good die (KGD).
- the testing can be performed at the wafer level on the semiconductor substrates 12-13 while they are still contained on the component substrate 94.
- the pads 33-13 provide electrical connection points for a probe card or other wafer level test device.
- the singulated and tested semiconductor substrates 12-13 can be placed on a film frame 1 16.
- the film frame 116 can comprise a conventional film frame used in the semiconductor industry.
- a conventional pick and place process can be used to place the semiconductor substrates 12-13 on the film frame 116.
- a film assisted molding process substantially as previously described and shown in Figures 1 IA-I ID, can be performed to form the polymer layer 16-13 for the semiconductor component 10-13.
- the semiconductor substrates 12-13 are contained on the film frame 116 during the film assisted molding process.
- the tip portions of the bonding members 32-13 of the through wire interconnects 14-13 are protected by a mold film 104 ( Figure 1 IB) and remain unencapsulated during the film assisted molding process.
- the semiconductor components 10-13 are singulated by cutting through the polymer material between adjacent semiconductor substrates 12-13 on the film frame 116.
- the saw cuts are indicated by cut lines 118. With this process the polymer layer 16-13 covers the circuit side and four edges of the semiconductor substrates 12-13, such that the completed semiconductor components 10-13 have a 5X configuration.
- a semiconductor component includes a semiconductor substrate having a first side (circuit side), a second side (back side), and a plurality of integrated circuits.
- the semiconductor component also includes a plurality of substrate contacts on the first side, a plurality of through wire interconnects (TWI) bonded to the substrate contacts, and a polymer layer on the first side encapsulating at least portions of the through wire interconnects.
- TWI through wire interconnects
- Each through wire interconnect includes a via through a substrate contact and through the substrate to the second side, a wire in the via bonded to the substrate contact, a first contact on the wire proximate to the first side, and a second contact on the wire proximate to the second side.
- the first contact comprises a tip portion of the bonding member on the substrate contact encapsulated by the polymer layer
- the second contact comprises an exposed end of the wire.
- the semiconductor component can also include a polymer member on the substrate contact which supports and maintains a planarity of a loop portion of the wire.
- the loop portion of the wire can be configured as a third contact with the polymer member providing a force for making a connection with a mating contact on a device under test or a next level substrate.
- the contacts on the wire can also include outer layers configured to provide abrasion resistance, and enhanced penetration of oxide or contaminants on the mating contact.
- the semiconductor component can be used as a stand alone device, or in combination with other semiconductor components to fabricate semiconductor systems.
- the semiconductor systems can include singulated components bonded to one another (singulated system), or singulated semiconductor components bonded to a semiconductor wafer (wafer system), or semiconductor components contained on a semiconductor wafer bonded to another semiconductor wafer (wafer to wafer system).
- the through wire interconnects (TWI) provide a signal transmission system, and bonding structures between adjacent stacked components and next level substrates as well.
- the semiconductor component can also be used to fabricate test systems with the through wire interconnects (TWI) functioning as contact structures for making temporary and/or permanent electrical connections with a device under test.
- the method for fabricating a semiconductor component with through wire interconnects includes the steps of: providing a semiconductor substrate with substrate contacts, forming vias through the substrate, placing the wires in the vias. bonding the wires to the substrate contacts, forming bonding members on the wires and the substrate contacts, and forming a polymer layer on the first side substantially encapsulating loop portions of the wires and the bonding members.
- the polymer layer can be formed using a film assisted molding process including the steps of: forming a mold film on tip portions of the bonding members, molding the polymer layer, and then removing the mold film to expose the tip portions of the bonding members.
Abstract
A semiconductor component includes a semiconductor substrate having a substrate contact, and a through wire interconnect (TWI) attached to the substrate contact The through wire interconnect provides a multi level interconnect having contacts on opposing first and second sides of the semiconductor substrate The through wire interconnect includes a via through the substrate contact and the substrate, a wire in the via having a bonded connection with the substrate contact, a first contact on the wire proximate to the first side, and a second contact on the wire proximate to the second side The through wire interconnect also includes a polymer layer which partially encapsulates the through wire interconnect while leaving the first contact exposed The semiconductor component can be used to fabricate stacked systems module systems and test systems A method for fabricating the semiconductor component can include a film assisted molding process for forming the polymer layer.
Description
SEMICONDUCTOR COMPONENTS AND SYSTEMS HAVING
ENCAPSULATED THROUGH WIRE INTERCONNECTS (TWI) AND
WAFER LEVEL METHODS OF FABRICATION
Background
[0001] In semiconductor manufacture, packaging is the final operation that transforms a semiconductor substrate into a functional semiconductor component. Typically, the semiconductor substrate is in the form of a semiconductor die. Packaging provides protection for the semiconductor substrate, a signal transmission system for the integrated circuits on the semiconductor substrate, and external connection points for the component. In response to the demand for smaller, lighter and thinner consumer products, new semiconductor components and new packaging methods are being developed. The new components include high pin count single die packages, such as fine ball grid array (FBGA) packages, and multi dice packages, such as stacked packages and systems in a package (SIP).
[0002] The new packaging methods include wafer level packaging (WLP), stacking of multiple semiconductor dice, and 3D packaging. With wafer level packaging (WLP), all of the packaging operations are performed on a semiconductor wafer containing multiple identical semiconductor substrates. In addition, all of the interconnects for a semiconductor component are located within the peripheral outline of the component. Following wafer level packaging (WLP), the semiconductor components are singulated from the wafer into chip scale components. In general, wafer level packaging (WLP) provides smaller components and low cost volume manufacture.
[0003] With stacking, two or more semiconductor components are stacked and interconnected into a stacked system. A signal transmission system for a stacked system includes interconnects which electrically connect adjacent stacked components. In addition, the signal transmission system must provide terminal contacts for inputting and outputting signals into the system. The signal transmission system for a 3D component includes interconnects that are vertically integrated, and not necessarily planar to the major planar surfaces of the component. For example, interconnects in the form of through wafer conductive vias can provide signal paths between opposing planar surfaces of a semiconductor component.
[0004] In general, new types of interconnects have been developed for implementing signal transmission systems to and from the integrated circuits contained on the components. These interconnects must satisfy demanding electrical requirements. For example, the interconnects must be capable of a high density configuration, with minimal signal path lengths and minimal cross talk. The interconnects must also have the ability to accommodate thermal mechanical stresses, and to provide power distribution with controlled impedance over a wide frequency range. In addition, the interconnects must be capable of reliable manufacture using readily available, or easily modifiable, semiconductor assembly equipment.
[0005] Various embodiments of through wire interconnects to be further described are able to satisfy the above requirements. In addition, the through wire interconnects provide a signal transmission system with 3-D integration, and with contacts suitable for stacking multiple semiconductor components, or for mounting semiconductor components to a next level substrate. Further, the through wire interconnects are capable of volume manufacture in reliable configurations using semiconductor assembly equipment.
[0006] However, the foregoing examples of the related art and limitations related therewith, are intended to be illustrative and not exclusive. Other limitations of the related art will become apparent to those of skill in the art upon a reading of the specification and a study of the drawings.
Brief Description of the Drawings
[0007] Exemplary embodiments are illustrated in the referenced figures of the drawings. It is intended that the embodiments and the figures disclosed herein are to be considered illustrative rather than limiting.
[0008] Figure IA is a schematic plan view of a semiconductor component having through wire interconnects (TWI);
[0009] Figure IB is a schematic side elevation view of the semiconductor component of Figure IA;
[0010] Figure 1C is an enlarged schematic cross sectional view taken along section line 1C- 1C of Figure IA illustrating a through wire interconnect (TWI) of the semiconductor component;
[0011] Figures 2A-2L are enlarged schematic cross sectional views of alternate embodiments of the through wire interconnect (TWI) shown in Figures IA- IC;
[0012] Figure 2M is an enlarged schematic plan view of an alternate embodiment of the through wire interconnects (TWI) shown in Figures IA-I C;
[0013] Figures 2N-2O are enlarged schematic cross sectional views of alternate embodiments of the through wire interconnects (TWI) shown in Figures IA- IC;
[0014] Figure 3A is a schematic side elevation view of a stacked system fabricated using two of the semiconductor components of Figures IA- 1C in a circuit side to back side orientation;
[0015] Figure 3B is a schematic side elevation view of a stacked system fabricated using two of the semiconductor components of Figures IA- 1C in a circuit side to circuit side orientation;
[0016] Figure 4A is a schematic plan view of an alternate embodiment semiconductor component having through wire interconnects (TWI) with polymer members;
[0017] Figure 4B is a schematic side elevation view of the semiconductor component of Figure 4A;
[0018] Figure 4C is an enlarged schematic cross sectional view taken along line 4C-4C of Figure 4A illustrating a through wire interconnect (TWI) of the semiconductor component of Figure 4A;
[0019] Figure 4D is an enlarged schematic cross sectional view taken along section line 4D-4D of Figure 4C illustrating an outer layer of the through wire interconnect (TWI);
[0020] Figure 4E is an enlarged schematic cross sectional view taken along section line 4E-4E of Figure 4C illustrating the outer layer of the through wire interconnect (TWI);
[0021] Figure 5 is a schematic side elevation view equivalent to Figure 4C of an alternate embodiment 2X semiconductor component encapsulated on opposing sides;
[0022] Figures 6A and 6B are schematic cross sectional views of a test system incorporating the semiconductor component of Figures 4A-4E;
[0023] Figure 7 is a schematic cross sectional view of an alternate embodiment test system incorporating the semiconductor component of Figures 4A- 4E;
[0024] Figure 8 is a schematic cross sectional view of module system incorporating the semiconductor component of Figure 5;
[0025] Figure 9A is a schematic plan view of a wafer system incorporating multiple semiconductor components of Figure 1 A-IC bonded to a semiconductor wafer;
[0026] Figure 9B is an enlarged schematic cross sectional view taken along section line 9B-9B of Figure 9A illustrating a single semiconductor component bonded to the semiconductor wafer;
[0027] Figure 10 is a schematic side elevation view of a wafer to wafer system incorporating semiconductor components having through wire interconnects (TWI);
[0028] Figures 1 IA-I ID are schematic side elevation views illustrating steps in a film assisted molding method for fabricating the semiconductor component of Figures 1A-1C;
[0029] Figure 12A is an enlarged schematic view taken along line 12A-12A of Figure HA;
[0030] Figure 12B is an enlarged schematic cross sectional view taken along line 12B-12B of Figure HB;
[0031] Figure 12C is an enlarged schematic view taken along line 12C-12C of Figure 1 ID;
[0032] Figures 13A-13B are schematic cross sectional views showing steps in a method for fabricating the alternate embodiment semiconductor component of Figures 4A-4E;
[0033] Figure 14 is a schematic side elevation view equivalent to Figure IB of an alternate embodiment semiconductor component encapsulated on six sides;
[0034] Figures 15A-15D are schematic cross sectional views showing steps in a method for fabricating the alternate embodiment semiconductor component of Figure 2K;
[0035] Figures 16A-16C are schematic views showing steps in a method for fabricating an embodiment semiconductor component using a film frame.
Detailed Description
[0036] As used herein, "semiconductor component" means an electronic element that includes a semiconductor substrate or makes contact with a semiconductor substrate. "Semiconductor substrate" means an electronic element, such as a semiconductor die, or a semiconductor package that includes integrated circuits and semiconductor devices. "Interconnect" means an electrical element which electrically connects different electrical elements and transmits signals between these elements. "Wafer-level" means a process conducted on an element, such as a semiconductor wafer, containing multiple semiconductor components or substrates. "Die level" means a process conducted on a singulated element, such as a singulated semiconductor die or package. "Chip scale" means having an outline about the same as that of a semiconductor die. "Wafer size" means having an outline about the same as that of a semiconductor wafer.
[0037] Referring to Figures IA- 1C, a semiconductor component 10 (Figure IA) is illustrated. The semiconductor component 10 (Figure IA) includes a semiconductor substrate 12 (Figure IB); a plurality of through wire interconnects 14 (Figure IB) on the semiconductor substrate 12; and a polymer layer 16 on the semiconductor substrate 12 encapsulating at least a portion of each through wire interconnect 14. The semiconductor substrate 12 (Figure I B) can comprise a conventional semiconductor die, or a thinned semiconductor die, having integrated circuits 22 (Figure 1C) constructed in a desired electrical configuration using active semiconductor devices such as transistors. For example, the semiconductor substrate 12 (Figure IB) can comprise a high speed digital logic device, such as a dynamic random access memory (DRAM), a static random access memory (SRAM), a flash memory, a microprocessor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), an imager device, or a MEMS type device (e.g., accelerometer, microphone, speaker, electro mechanical device). In addition, the semiconductor substrate 12 (Figure IB) can comprise a tested die that has been certified as a known good die.
[0038] As shown in Figure IA, in the illustrative embodiment, the semiconductor substrate 12 is a generally rectangular shaped die having opposed lateral edges and opposed longitudinal edges. However, the semiconductor substrate
12 (Figure IA) can have any polygonal shape, such as square or triangular, and can also have a circular or oval shape. In addition, the semiconductor substrate 12 can comprise a full thickness semiconductor die or a thinned semiconductor die. As shown in Figure 1C, the semiconductor substrate 12 includes a circuit side 17 ("first side" in some of the claims), and a back side 18 ("second side" in some of the claims).
[0039] As also shown in Figure IA, the semiconductor substrate 12 includes a plurality of substrate contacts 20 on the circuit side 17, which in the illustrative embodiment comprise the device bond pads. Alternately, rather than being the device bond pads, the substrate contacts 20 can comprise redistribution contacts (i.e., contacts formed in conjunction with a redistribution layer (RDL)). In addition, the substrate contacts 20 can comprise a highly-conductive, wire-bondable metal, such as aluminum or copper. The substrate contacts 20 can also comprise stacks of different metals, such as aluminum-nickel-gold, aluminum-nickel-solder, copper-palladium, and aluminum on copper.
[0040] As another alternative, at least some of the substrate contacts 20 (Figure IA) can comprise special purpose contacts formed specifically for constructing the through wire interconnects 14. For example, the substrate contacts 20 can comprise electrically isolated contacts, that are not in electrical communication with the integrated circuits 22 (Figure 1C) on the semiconductor substrate 12. As will be further explained, this concept can be employed in stacked components to reduce unwanted capacitance, noise, bleed off voltage and bleed off current.
[0041] For simplicity, the semiconductor substrate 12 (Figure IA) is illustrated with only four substrate contacts 20 (Figure IA) arranged in a single row. However, in actual practice the semiconductor substrate 12 (Figure IA) can include tens of substrate contacts 20 (Figure IA) arranged in a desired configuration, such as a center array, an edge array or an area array. Also in the illustrative embodiment, the substrate contacts 20 (Figure IA) have a generally rectangular peripheral outline and angled corners. However, as with the semiconductor substrate 12 (Figure IA), the substrate contacts 20 (Figure IA) can have any polygonal shape including square, circular, triangular and oval. In addition, a size of the substrate contacts 20 (Figure 1C) can be selected as required. For example, each substrate contact 20 (Figure 1C) can have a length (L) (Figure 1C) of from about 50 μm to 200 μm and a width (W) (Figure 1C) of from about 50 μm to 200 μm. Also in Figure IA, each substrate
contact 20 has an associated through wire interconnect 14. However, the through wire interconnects 14 can also be formed on only selected substrate contacts 20. For example, only the substrate contacts 20 having a selected output or input configuration (e.g., Vss, Vcc) can be equipped with a through wire interconnect 14.
[0042] As shown in Figure 1C, the substrate contacts 20 can be in electrical communication with internal conductors 24 located within the semiconductor substrate 12 proximate to the circuit side 17. In addition, the internal conductors 24 are in electrical communication with the integrated circuits 22 in the semiconductor substrate 12. The internal conductors 24 (Figure 1C) can be part of the internal structure of the semiconductor substrate 12, and can comprise a highly conductive metal, such as aluminum or copper. Further, a die passivation layer 26 (Figure 1C) proximate to the circuit side 16 protects the internal conductors 24 (Figure 1C) and the integrated circuits 22 (Figure 1C). The die passivation layer 26 (Figure 1C) can comprise an electrically insulating material, such as BPSG (borophosphosilicate glass), a polymer or an oxide. In addition, the die passivation layer 26 (Figure 1C) includes openings 44 (Figure 1C) aligned with the substrate contacts 20 which provide access to the substrate contacts 20. AU of the elements of the semiconductor substrate 12 including the integrated circuits 22 (Figure 1C), the internal conductors 24 (Figure 1C), and the die passivation layer 26 (Figure 1C), can be formed using well known semiconductor fabrication processes.
[0043] As also shown in Figure 1C, the through wire interconnect 14 includes a via 28 through the substrate contact 20 and the semiconductor substrate 12, a wire 30 in the via 28, a bonding member 32 on the wire 30 and the substrate contact 20, and a polymer material 36 in the via 28.
[0044] The via 28 (Figure 1C) extends through the substrate contact 20, and through the full thickness of the semiconductor substrate 12, from the circuit side 17 to the back side 18 thereof. In the illustrative embodiment, the via 28 (Figure 1C) is generally circular, and has an inside diameter (ID) which is about 1.5 to 3 times larger than the outside diameter (OD) of the wire 30 (Figure 1C). By way of example, the wire 30 (Figure 1C) can have an outside diameter (OD) of about 25 μm, and the via 28 (Figure 1C) can have an inside diameter (ID) of about 37.5 μm to 75 μm. In addition, a length of the via 28 (Figure 1C) is dependent on an overall thickness T of the semiconductor substrate 12 (Figure 1C). A representative range for the thickness
T of the semiconductor substrate 12 (Figure 1C) can be from about 10 μm to 725 μm, depending on whether the semiconductor substrate 12 is a thinned or a full thickness die or wafer.
[0045] The via 28 (Figure 1C) can also include an insulating layer 34 (Figure 1C) formed on an inside diameter thereof, which electrically insulates the via 28 (Figure 1C) from the integrated circuits 22 (Figure 1C), and other electrical elements on the semiconductor substrate 12. The insulating layer 34 (Figure 1C) can comprise an electrically insulating material, such as a polymer (e.g., polyimide or parylene) or an oxide (e.g., SiO2). Alternately, the wire 30 (Figure 1C), rather than the via 28 (Figure 1C), or in addition to the via 28 (Figure 1C), can be electrically insulated.
[0046] In Figure IA, the via 28 is illustrated as being located in an upper left hand corner of the substrate contact 20. In other words, the via 28 is offset in both x and y directions from a center of the substrate contact 20. In this case, the via 28 can have an inside diameter (ID) (Figure 1C) that is about one half of the width (L) (Figure 1C) of the substrate contact 20 (Figure 1C). Alternately, the via 28 can be located anywhere on the substrate contact 20 such as in the center of the substrate contact 20. Also, rather than just one via 28, the substrate contact 20 can include multiple vias 28.
[0047] As shown in Figure 1C, the wire 30 is located along a longitudinal axis of the via 28, and extends across the entire length of the via 28. The wire 30 (Figure 1C) can be held in place in the via 28 (Figure 1C) by the polymer material 36 (Figure 1C), which fills the via 28 (Figure 1C) and surrounds the wire 30 (Figure 1C). The polymer material 36 can comprise an electrically insulating curable polymer, such as a polyimide, an epoxy or a silicone. Also, the polymer material 36 (Figure 1C) can include fillers, such as silicates, configured to reduce the coefficient of thermal expansion (CTE) and adjust the viscosity of the dielectric material. Suitable curable polymers are manufactured by Shinitsu of Japan, and Dexter Electronic Materials of Rocky Hill, CT. For some applications, the polymer material 36 can comprise an electrically conductive material, such as a nano particle conductive polymer.
[0048] As also shown in Figure 1C, the wire 30 (Figure 1C) includes a loop portion 50, and a first end 38 (Figure 1C) extending out of the via 28 (Figure 1C) and bonded to the substrate contact 20 (Figure 1C). The wire 30 (Figure 1C) also includes
a second end 40 (Figure 1C) proximate to the back side 18 (Figure 1 C) of the semiconductor substrate 12. The through wire interconnect 14 (Figure 1C) also includes a bonded connection 42 (Figure 1C) between the first end 38 (Figure 1C) of the wire 30 and the substrate contact 20. In addition, the second end 40 (Figure 1C) of the wire 30 can comprise a second contact in the form of a generally spherically shaped contact ball 46, such as a "free air ball" formed using an electronic flame off (EFO) process during the bonding process.
[0049] In the through wire interconnect 14 (Figure 1 C), the bonded connection 42 (Figure 1C) comprises a wedge bond formed using a ball bonding process, such as thermosonic or thermocompressive wire bonding. Alternately, a bonded connection can comprise a wedge bond formed using ultrasonic wire bonding. As another alternative, the wire 30 can comprise a bonding ribbon, and a bonded connection can comprise a ribbon wire bond. As another alternative, the wire 30 can comprise a compressed wire, and a bonded connection can be in the form of a stud bump and a compression flange on the compressed wire.
[0050] US patent application serial no. 11/296,057 filed on 12/07/2005, entitled "Semiconductor Components having Through Wire Interconnects (TWI), And Methods And Systems For Fabricating Semiconductor Components", which is incorporated herein by reference, describes method and systems for fabricating semiconductor components with through wire interconnects. US patent application serial no. 11/102,408 filed on 04/08/2005 entitled "Method And System For Fabricating Semiconductor Components With Through Wire Interconnects", which is also incorporated herein by reference, also describes methods and systems for fabricating semiconductor components with through wire interconnects.
[0051] A representative outside diameter (OD) (Figure 1C) of the wire 30 can be from about 12 μm to about 150 μm. In addition, the wire 30 (Figure 1C) can comprise a conventional wire material used in semiconductor packaging, such as solder alloys, gold, gold alloys, copper, copper alloys, silver, silver alloys, aluminum, aluminum-silicon alloys, and aluminum-magnesium alloys. In addition, the wire 30 (Figure 1C) can comprise a metal, or a metal alloy, that does not contain reductions of hazardous substances (ROHS), such as lead. Exemplary ROHS free metals include lead free solders, such as 97.5%Sn2.5%Ag. Other ROHS free metals include gold, copper and alloys of these metals such as copper coated with a layer of flash gold.
Also, the melting point of the wire 30 (Figure 1C) should preferably be greater than that of the substrate contact 20. Further, the wire 30 can comprise an insulated bonding wire having an electrically insulating outer layer, such as a polymer. The insulating layer on the wire 30 can take the place of the insulating layers 34 (Figure 1C). This type of insulated bonding wire is available from Micro Bond of Canada.
[0052] As also shown in Figure IA, in the through wire interconnect 14, the bonding member 32 is located next to the via 28, and is bonded to the substrate contact 20 in a right, lower quadrant of the substrate contact 20. Alternately, the bonding member 32 (Figure 1C) can be centered on the substrate contact 20 (Figure 1C) and on the via 28 (Figure 1C), or located on any portion of the substrate contact 20 (Figure 1C) or the via 28 (Figure 1C).
[0053] The bonding member 32 (Figure 1C) bonds the first end 38 of the wire 30 (Figure 1C) to the substrate contact 20 (Figure 1C). In addition, the bonding member 32 (Figure 1C) functions as a first contact for the through wire interconnect, as a securing and supporting structure for the wire 30 (Figure 1C), and as a bonding structure for bonding the through wire interconnect 14 (Figure 1C) to an external electrical element, such as contacts on a support substrate, or another through wire interconnect on another semiconductor component. The bonding member 32 (Figure 1C) preferably comprises a non oxidizing, bondable material such as gold or platinum, or an easily reflowable material, such as solder.
[0054] In the illustrative embodiment, the bonding member 32 (Figure 1C) comprises a stud bump, or a ball bump, bonded to the substrate contact 20. In this case, the bonding member 32 (Figure 1C) can be formed using a wire bonder, a stud bumper, or a ball bumper. Alternately, the bonding member 32 (Figure 1C) can comprise a solder bump, a welded connection, or a conductive polymer connection. In Figure 1C, the bonding member 32 has a diameter which is less than the length (L) and the width (W) of the substrate contact 20 (e.g., 25% to 75%), such that it covers only a portion of the substrate contact 20, and does not cover the via 28. However, a bonding member can also be configured to substantially cover the substrate contact 20 and the via 28.
[0055] As shown in Figure IB, the polymer layer 16 substantially covers the circuit side 17 of the substrate 12, and has a peripheral outline matching that of the substrate 12. Alternately, the polymer layer 16 can cover only selected portions of the
circuit side 17 of the substrate 12, such as only the areas surrounding the substrate contacts 20. As shown in Figure 1C, the polymer layer 16 encapsulates the substrate contacts 20 and loop portions 50 of the wires 30 of the through wire interconnects 14. The polymer layer 16 also substantially encapsulates the bonding member 32. However, a tip portion 48 of the bonding member 32 remains unencapsulated by the polymer layer 16, and forms a first contact for the through wire interconnect 14 proximate to the circuit side 17.
[0056] The polymer layer 16 (Figure 1C) can comprise a curable polymer material such as silicone, polyimide, epoxy parylene or a molding compound. In addition, these materials can include fillers, such as silicates, configured to reduce the coefficient of thermal expansion (CTE), and adjust the viscosity of the polymer material. One suitable curable polymer material is manufactured by Dexter Electronic Materials of Rocky Hill, CT under the trademark "HYSOL" FP4450. One suitable molding compound is manufactured by JSR Micro of North America under the product designation JSR WPR-S 17OP. Other molding compounds particularly suited for the film assisted molding process to be hereinafter described are manufactured by Shin-Etsu Chemical Co. Ltd. of Japan.
[0057] The polymer layer 16 (Figure 1C) has a planar surface which facilitates stacking of the semiconductor component 10 (Figure IA) to another component, or to a next level substrate. In addition, the polymer layer 16 (Figure 1C) encapsulates the wire 30 (Figure 1C), the loop portion 50 (Figure 1C) of the wire 30 (Figure 1C), and the bonding member 32 (Figure 1C).
[0058] Referring to Figures 2A-2O, alternate embodiment through wire interconnects 14-1 to 14-15 are illustrated. The through wire interconnects 14-1 to 14-15 are all substantially similar to the through wire interconnect 14 (Figures IA- IC).
[0059] In Figure 2A, a through wire interconnect 14-1 includes a wire 30-1 encapsulated by a polymer material 36-1, and a second contact 46-1 in the form of a planar end of the wire 30-1. In addition, the polymer material 36-1 and the second contact 46-1 have a same planar surface.
[0060] In Figure 2B, a through wire interconnect 14-2 includes a wire 30-2 encapsulated by a polymer material 36-2, and a second contact 46-2 in the form of a stud bump or a ball bump on the wire 30-2 and the polymer material 36-2.
[0061] In Figure 2C, a through wire interconnect 14-3 includes a wire 30-3 encapsulated by a polymer material 36-3, and a second contact 46-3 in the form of a metal bump, such as solder, gold, or nickel on the end of the wire 30-1. In this embodiment the second contact 46-3 can comprise a meniscus solder coated end. Alternately, with the wire 30-3 comprising gold, the second contact 46-3 can comprise nickel plated with a solder bump or ball.
[0062] In Figure 2D, a through wire interconnect 14-4 includes a wire 30-4 encapsulated by a polymer material 36-3 that is etched back to expose a second contact 46-4 on the wire 30-4.
[0063] In Figure 2E, a through wire interconnect 14-5 includes a wire 30-5 encapsulated by a polymer material 36-5, and a second contact 46-5 in the form of a planar metal pad on the wire 30-5 and the polymer material 36-5.
[0064] In Figure 2F, a through wire interconnect 14-6 includes a wire 30-6 encapsulated by a polymer material 36-6. In addition, a substrate 12-6 is etched back to expose the polymer material 36-6. Further, a second contact 46-6 comprises a planar end of the wire 30-6 and the polymer material 36-6 have a same planar surface.
[0065] In Figure 2G, a through wire interconnect 14-7 includes a wire 30-7 encapsulated by a polymer material 36-7. In addition, both the polymer material 36-7 and a back side of a substrate 12-7 are etched back to expose a second contact 46-7 which comprises an end of the wire 30-7.
[0066] In Figure 2H, a through wire interconnect 14-8 includes a wire 30-8 encapsulated by a polymer material 36-8. However, the polymer material 36-8 also encapsulates the circuit side of the substrate 12-8. In this embodiment, the polymer material 36-8 takes the place of both the polymer layer 16 (Figure 1C) and the polymer material 36 (Figure 1C). As will be further explained, the polymer material 36-8 can be formed using a film assisted molding process. The through wire interconnect 14-8 also includes a second contact 46-8 which comprises a planar end of the wire 30-8, which is co-planar to the polymer material 36-8.
[0067] In Figure 21, a through wire interconnect 14-9 includes a wire 30-9 encapsulated by a polymer material 36-9. As with the previous embodiment, the polymer material 36-9 also encapsulates the circuit side of the substrate 12-9. The through wire interconnect 14-9 also includes a second contact 46-9 which comprises an end of the wire 30-9 projecting from a surface of the polymer material 36-9.
[0068] In Figure 2 J, a through wire interconnect 14-10 includes a wire 30-10 encapsulated by a polymer material 36-10. As with the previous embodiment, the polymer material 36-10 also encapsulates the circuit side of the substrate 12-10. The through wire interconnect 14-10 also includes a back side polymer layer 16-10, and a second contact 46-10 which comprises a planar end of the wire 30-10 co-planar to the back side polymer layer 16-10.
[0069] In Figure 2K, a through wire interconnect 14-11 includes a wire 30-11 bonded to a tip portion of a bonding member 32-11. In this embodiment, a bonded connection 42-11 is formed between the wire 30-11, and the tip portion of the bonding member 32-11. For example, the bonding member 32-11 can comprise a stud bump bonded to the substrate contact 20-11 , and the bonded connection 42-11 can comprise a ball bond formed on the stud bump. Alternately, the bonded connection 42-11 can be formed anywhere on the bonding member 32-11 such as in the center, or on an exterior surface thereof. A polymer layer 16-11 substantially encapsulates the through wire interconnect 14-11 , but leaves the bonded connection 42-11 and the tip portion of the bonding member 32-11 exposed as a first contact for the through wire interconnect 14-11. In addition, the polymer layer 16-11 also fills the via 28-1 1 and secures the wire 30-11 therein, substantially as previously described for polymer material 36 (Figure 1C). The polymer layer 16-11 can be formed using a film assisted molding process to be hereinafter described.
[0070] In Figure 2L, a through wire interconnect 14-12 includes a bonding member 32-12 in the form of a double bump. In this embodiment, a bonded connection 42-12 comprises a wire 30-12 within the bonding member 32-12 sandwiched between the double bumps. Alternately, the bonded connection 42-12 can be formed between the lowermost bump of the bonding member 32-12 and the substrate contact 20-12. US Patent Nos. 5,496,775 and 6,717,245, both of which are incorporated herein by reference, disclose double bump structures and techniques. A polymer layer 16-12 substantially encapsulates the through wire interconnect 14-12, but leaves a portion of the bonding member 32-12 exposed as a first contact for the through wire interconnect 14-12. In addition, the polymer layer 16-12 also fills the via 28-12 and secures the wire 30-12 therein, substantially as previously described for polymer material 36 (Figure 1C). The polymer layer 16-12 can be formed using a film assisted molding process to be hereinafter described.
[0071] In Figure 2M, through wire interconnects 14-13 include redistribution conductors 31-13 and pads 33-13 in electrical communication with the substrate contacts 20-13. The pads 33-13 can comprise test pads, wire bonding pads, outer lead bond OLB pads, or extended rdl pads. In addition, the through wire interconnects 14- 13 include a polymer layer 16-13, which has been cut away to show the redistribution conductors 31-13 and pads 33-13. The polymer layer 16-13 also includes windows or openings which provide access to the pads 33-13. The pads 33-13 permit temporary electrical connections to be made for performing test procedures, such as functional, parametric and burn-in testing. For example, the integrated circuits 22 (Figure 1C) on the semiconductor substrate 12 (Figure 1C) can be tested or "probed" prior to fabrication or partially fabrication of the through wire interconnects 16-13. The redistribution conductors 31-13 and the pads 33-13 can have any desired pattern, and can connect multiple through wire interconnects 14-13 together substantially as shown in Figure 2M. As also shown in Figure 2M, some of the through wire interconnects 14-13 do not include an associated pad 33-13.
[0072] In Figure 2N, a through wire interconnect 14-14 includes a bonded connection 42-14 in the form of a wedge bond formed between the wire 30-14 and the substrate contact 20-14 using an ultra sonic or wedge bonding process. Alternately, the bonded connection 42-14 can comprise a ball bond formed using a thermosonic or thermocompression bond. In addition, there is no bonding member 32 (Figure 1C) on the bonded connection 42-14. A polymer layer 16-14 encapsulates the through wire interconnect 14-14, while leaving a tip portion 35-14 of the wire 30-14 exposed as a first contact for the through wire interconnect 14-14. The polymer layer 16-14 also fills the via 28-14 and secures the wire 30-14 therein, substantially as previously described for polymer material 36 (Figure 1C). As will be further explained, the tip portion 35-14 can also include a wear resistant or penetration enhancing layer. In addition, the polymer layer 16-14 can be formed using a film assisted molding process to be hereinafter described.
[0073] In Figure 2O, a through wire interconnect 14-15 is substantially similar to the through wire interconnect 14-14 (Figure 2N). However, the through wire interconnect 14-15 also includes a projection 37-15, such as a metal pin, a ball bump or a stud bump, on the tip portion of the wire 30-15. In this embodiment, the projection 37-15 functions as a first contact for the through wire interconnect 14-15.
[0074] Referring to Figure 3 A, a stacked system 54 includes two semiconductor components 10 stacked in a circuit side 17 to back side 18 configuration. In addition, the ball contact 46 on the upper semiconductor component 10 is bonded to the bonding member 32 on the lower semiconductor component 10 using a suitable bonding process such as a gold to gold diffusion bond, a reflow bond, or a conductive polymer bond, such as an anisotropic conductive film (ACF) to be hereinafter described. In the stacked system 54, the polymer layer 16 on the lower semiconductor component 10 provides a planar surface for stacking. In addition, either the ball contacts 46 on the lower semiconductor component 10, or the bonding members 32 on the upper semiconductor component 10, can be configured as terminal contacts for the stacked system 54. Alternately, separate terminal contacts, such as solder balls, can be formed on the semiconductor components 10 in electrical communication with the ball contacts 46 or the bonding members 32. Previously incorporated application serial no. 11/296,057 discloses methods for forming terminal contacts.
[0075] Referring to Figure 3 B, a stacked system 56 includes two semiconductor components 10 stacked in a circuit side 17 to circuit side 17 configuration. In addition, the bonding members 32 on the components 10 are bonded to one another using a suitable bonding process such as a gold to gold diffusion bond, a reflow bond, or a conductive polymer bond such as an anisotropic conductive film (ACF) to be hereinafter described. In the stacked system 56, the polymer layers 16 on both components 10 provide planar surfaces for stacking. In addition, the ball contacts 46 can be configured as terminal contacts for the stacked system 56. Alternately, separate terminal contacts such as solder balls can be formed on the semiconductor components 10 in electrical communication with the ball contacts 46. Previously incorporated application serial no. 11/296,057 discloses additional semiconductor components and stacked systems that can be fabricated using semiconductor components with through wire interconnects.
[0076] Referring to Figures 4A-4E, an alternate embodiment semiconductor component 1OA is illustrated. The semiconductor component 1OA includes a substrate 12A having a plurality of substrate contacts 2OA and through wire interconnects 14 A. Each through wire interconnect 14A includes a via 28 A, a wire 3OA having a loop portion 50A, and a bonding member 32A bonding the wire 30A to
the substrate contact 2OA, substantially as previously described for through wire interconnects 14 (Figure IA). In this embodiment the wire 30A and the contact ball 46A (second contact) on the wire 30A are free to move in the z direction as indicated by arrow 62A (Figure 4C).
[0077] The through wire interconnects 14A (Figure 4C) also include polymer members 58 A (Figure 4C) on the substrate contacts 2OA (Figure 4C)5 which support the loop portions 5OA (Figure 4C) of the wires 3OA (Figure 4C). The polymer members 58A (Figure 4C) can have a compliant, resilient or compressible configuration. In addition, the loop portions 50A (Figure 4C) of the wires 30A (Figure 4C) can be embedded in the polymer members 58 A (Figure 4C) or supported by grooves or other features on the polymer members 58A (Figure 4C). Alternately, the polymer members 58 A (Figure 4C) can have a relatively rigid configuration with the wires 3OA (Figure 4C) supported by the surfaces thereof. In either case, the polymer members 58A (Figure 4C) protect, and maintain the planarity and the shapes of the loop portions 50A (Figure 4C) of the wires 30A (Figure 4C). The polymer members 58A (Figure 4C) also allow the tips of the loop portions 50A (Figure 4C) to be used as contacts for the through wire interconnects 14A (i.e., first contacts as previously described, or in some cases third contacts in combination with the first contacts and the second contacts). In this case, the loop portions 5OA (Figure 4C) can have a first height Hl (Figure 4C) on the substrate 12 A, which is greater than a second height H2 (Figure 4C) of the bonding members 32A (Figure 4C) on the substrate 12 A.
[0078] The polymer members 58A (Figure 4C) can also be configured to provide a spring force which allows the contact balls 46A (Figure 4C) to flex in the z- direction during electrical engagement of a test contact 64 (Figure 6A) on a device under test 66 (Figure 6A). The device under test 66 (Figure 6A) can comprise a semiconductor die or wafer, or an array of semiconductor dice on a semiconductor wafer or portion thereof. The polymer member 58 A (Figure 4C) also allow the tips of the loop portions 50A (Figure 4C) of the wires 30A (Figure 4C) to flex during electrical engagement of mating contacts. The sidewalls of the vias 28 A (Figure 4C) can also be covered with a low friction insulating layer 34A (Figure 4C), such as parylene, which allows the wires 3OA to move freely within the vias 28A (Figure 4C) during electrical engagement. The wires 30A can also include polymer layers such as
the previously described insulated bonding wire from Micro Bond of Canada. In this case the polymer layers on the wires 3OA (Figure 4C) can help lower friction between the wires 30A (Figure 4C), and the vias 28A (Figure 4C). In addition, the wires 30A (Figure 4C) can be long enough to space the contact balls 46A (Figure 4C) from the substrate 12A (Figure 4C) to allow movement during electrical engagement.
[0079] The polymer members 58A (Figure 4C) can comprise a polymer material such as silicone, polyimide, epoxy or mold compound having a selected size, shape and durometer. In addition, the polymer members 58A (Figure 4C) can be formed with required sizes and shapes using a molding process, a deposition process, or a screen printing process. In the illustrative embodiment, each through wire interconnect 14A (Figure 4C) has an associated polymer member 58A (Figure 4C). However, a polymer member can be formed to support several through wire interconnects 14 A, such as all of the through wire interconnects 14A on a row of substrate contacts 2OA (Figure 4C). Also in the illustrative embodiment, the polymer members 58A (Figure 4A) are tapered to conform to the natural shape of the wire loops 50A (Figure 4C). However, the polymer members 58A (Figure 4A) can have any desired shape. The polymer members 58A (Figure 4A) can also have any desired footprint such as a circular or polygonal, and any desired height. In addition, the polymer members 58A can include grooves, ridges, indentations or other features, which support the loop portions 5OA of the wires 30A. As another alternative the polymer members 58 A can at least partially encapsulate or surround the wire loops 50A (Figure 4C)
[0080] As shown in Figures 4D and 4E, the contact balls 46 A, and the tips of the loop portions 5OA as well, can include wear resistant outer layers 6OA, which coat the surfaces of the wires 30A (Figure 4C). For example, the wires 30A (Figure 4C) can comprise gold, and the outer layers 6OA (Figures 4D and 4E) can comprise nickel, tungsten or a conductive polymer having metal particles therein. In addition to providing wear resistant surfaces, the outer layers 6OA can also enhance oxide and contaminant penetration for making low resistance, temporary or permanent electrical connections.
[0081] Referring to Figure 5, an alternate embodiment 2X semiconductor component 1OB includes through wire interconnects 14B constructed substantially as previously described for the semiconductor component 1OA (Figure 4C). As such,
the semiconductor component 1OB includes polymer members 58B which support loop portions 50B of the through wire interconnects 14B. The semiconductor component 1OB also includes a first polymer layer 16B-1, which encapsulates the circuit side 17B of the semiconductor substrate 12B and substantially encapsulates the loop portions 5OB of the through wire interconnects 14B. The first polymer layer 16B-1 also fills the via 28B and secures the wire 30B in the vias 28B, substantially as previously described with the polymer material 36 (Figure 1C). However, surfaces of the loop portions 50B of the through wire interconnects 14B remain exposed, and function as contacts (first contacts) for the through wire interconnects 14B proximate to the circuit side 17B. As with the previous embodiment, these contacts can be coated with a wear resistant or oxide penetrating material such as nickel, or a conductive polymer having metal particles. The semiconductor component 1OB also includes a second polymer layer 16B-2, which encapsulates the back side 18B of the semiconductor substrate 12B, and substantially encapsulates the ball contacts 46B of the through wire interconnects 14B. However, surfaces of the ball contacts 46B can remain exposed, to function as contacts (second contacts) for the through wire interconnects 14B proximate to the back side 18B.
[0082] Referring to Figures 6A and 6B, a test system 68 incorporating the semiconductor component 1OA is illustrated. In the test system 68, the semiconductor component 1OA functions as an interconnect component for making temporary electrical connections with a device under test 66. For example, the device under test 66 can comprise a semiconductor wafer, in which case the semiconductor component 1OA would perform the same function as a probe card. Alternately, the device under test 66 can comprise a singulated semiconductor die or semiconductor package. In this case the semiconductor component 1OA can be contained in a test fixture, substantially as described in US Patent No. 5,519,332 entitled "Carrier For Testing An Unpackaged Semiconductor Die", which is incorporated herein by reference.
[0083] As shown in Figure 6A, the device under test 66 includes a plurality of test contacts 64 that are initially aligned with the ball contacts 46A of the through wire interconnects 14 A. Alignment can be accomplished using optical or mechanical alignment techniques that are known in the art. As also shown in Figure 6A, the through wire interconnects 14A are placed in electrical communication with test circuitry 70, which is configured to apply test signals to the device under test 66.
Previously incorporated application serial no. 11/296,057 discloses various methods and structures for placing the through wire interconnects 14A into electrical communication with the test circuitry 70.
[0084] As shown in Figure 6B, following alignment, either the semiconductor component 1OA, or the device under test 66, (or both) can be moved in the z-direction to place the ball contacts 46A of the through wire interconnects 14A into contact with the test contacts 64. In addition, the semiconductor component 1OA and the device under test 66 can be held together using a biasing force generated by a test fixture, a wafer prober or other testing device known in the art. This establishes temporary electrical communication between the ball contacts 46A of the through wire interconnects 14A and the test contacts 64. As the wire 30A is free to move in the z-direction during electrical engagement, variations in the planarity and location of the test contacts 64 can be accommodated by movement of the ball contacts 46A. In addition, the polymer members 58 A provide spring forces for biasing the ball contacts 46A against the test contacts 64 and for returning the ball contacts 46A to their original locations following the test process. This allows the ball contacts 46A to be used to align with and test another device under test 66. Further, the outer layers 6OA (Figure 4D) on the ball contacts 46 A penetrate oxide layers on the test contacts 64 to provide low resistance temporary electrical connections.
[0085] Referring to Figure 7, an alternate embodiment test system 72 incorporating the semiconductor component 1OA is illustrated. In the test system 72, the semiconductor component 1OA functions as an interconnect component for making temporary electrical connections with a device under test 66 substantially as previously described for the test system 68 (Figure 6A). However, in the test system 72 the loop portions 50A of the wires 30A, rather than the ball contacts 46A, make the temporary electrical connections with the test contact 64 on the device under test 66. In addition, the polymer members 58A provide spring forces for maintaining the location and planarity of the loop portions 50A. The polymer members 58 A also provide spring forces for biasing the loop portions 5OA into the test contact 64 under a biasing force generated by a test fixture, a wafer prober or other testing device known in the art. Essentially the same test system 72 (Figure 7) can be constructed using the semiconductor component 1OB (Figure 5) in place of the semiconductor component 1OA (Figure 7). In this case, the polymer layer 16B-I* (Figure 5) can be relatively
compressible to allow movement of the loop portions 50A during electrical engagement.
[0086] Referring to Figure 8, an alternate embodiment module system 74 incorporating two semiconductor components 1OU, 1OL having through wire interconnects 14B is illustrated. The semiconductor components 1OU, 1OL are substantially similar to the semiconductor component 1OB of Figure 5. Although only two semiconductor components 1OU, 1OL are illustrated, it is to be understood that the module system 74 can include any number of stacked semiconductor components (e.g., two to twenty). The claims to follow thus refer to at least two stacked semiconductor components. In addition, the semiconductor components 1OU, 1OL are attached and interconnected using an anisotropic conductive film 41 which covers the back side of the lower semiconductor component 1OL, and the circuit side of the upper semiconductor component 1OU. However, the semiconductor components 1OU, 1OL can be attached and interconnected using an adhesive bond and a conductive bond between mating elements.
[0087] The module system 74 (Figure 8) includes a module substrate 78, such as a circuit board, having a plurality of electrodes 80, which connect to other electrical elements and circuits on the module substrate 78. In addition, the loop portions 5OB of the through wire interconnects 14B on the lower semiconductor component 1OL are bonded to the electrodes 80 on. the support substrate 78 using a bonded connection as previously described. The loop portions 50B of the through wire interconnects 14B .on the lower semiconductor component 1 OL can be bonded to the electrodes 80 on the module substrate 78 using bonded connections such as solder fillets, conductive adhesive layers, reflow bonds, or diffusion bonds. As previously described, the loop portions 5OB are supported by the polymer members 58B, which maintain their locations and planarity. As shown in Figure 8, the polymer layer 16B on the lower semiconductor component 1OL also spaces and electrically insulates the lower semiconductor component 1OL from the module substrate 78. Alternately, these electrical connections can be made using an anisotropic conductive film 41B placed between the polymer layer 16B on the lower semiconductor component 1OL and the substrate 78.
[0088] As shown in Figure 8, the module system 74 also includes the anisotropic conductive film 41 which electrically connects the loop portions 5OB of
the through wire interconnects 14B on the upper semiconductor component 1OU with the through wire interconnects 14B on the lower semiconductor component 1 OL. In the illustrative embodiment, the ball contacts 46B of the through wire interconnects 14B on the lower semiconductor component 1OL have been eliminated, such that electrical contact is through the anisotropic conductive film 41 to the ends of the wires 30B of the through wire interconnects 14B on the lower semiconductor component 1OL. The anisotropic conductive film 41 and the anisotropic conductive film 41B can comprise a thermally and electrically conductive Z-axis film adhesive. On suitable Z-axis film adhesive is manufactured by Btechcorp of Brentwood, TN under the product description IOB-3.
[0089] As also shown in Figure 8, the polymer layer 16B on the upper semiconductor component 1OU contacts the anisotropic conductive film 41. Further, the polymer members 58B on the upper semiconductor component 1 OU support the loop portions 50B and their points of contact with the anisotropic conductive film 41. In addition, the ball contacts 46B of the through wire interconnects 14B on the upper semiconductor component 1OU provide terminal contacts from the outside to the module system 74. Further, the polymer layer 16B-2 on the back side of the upper semiconductor component 1OU provides electrical insulation for the upper semiconductor component 1OU.
[0090] Referring to Figures 9A-9B, a wafer system 76 includes a semiconductor wafer 82 and multiple singulated semiconductor components 10 (Figures IA-C) bonded to the semiconductor wafer 82. Alternately, in place of the semiconductor components 10, the wafer system 76 can include any other previously described alternate embodiment semiconductor component. The semiconductor wafer 82 includes a plurality of semiconductor dice 84 with a desired electrical configuration having die contacts 86 (Figure 9B) in electrical communication with the integrated circuits contained on the semiconductor dice 84. For illustrative purposes the semiconductor dice 84 are illustrated as having peripheral outlines (footprints) that are about the same size but slightly larger than the peripheral outlines (footprints) of the semiconductor components 10.
[0091] As shown in Figure 9B, the bonding members 32 of the through wire interconnects 14 on the semiconductor components 10 are bonded to the die contacts 86 on the semiconductor dice 84 contained on the semiconductor wafer 82. In
addition, the polymer layers 16 on the semiconductor components 10 provide planar surfaces, which electrically insulate the components 10 from the semiconductor dice 84. In addition, adhesive layers 88 can be used to attach the semiconductor components 10 to the semiconductor wafer 82. If desired the adhesive layers 88 can comprise a conductive adhesive, such as the previously described Z-axis film adhesives to provide electrical conductivity as well as mechanical attachment. Further, the ball contacts 46 on the semiconductor components 10 provide outside electrical connection points (second contacts) to the semiconductor components 10 and the corresponding semiconductor dice 84 on the semiconductor wafer 82. Alternately, the semiconductor components 10 can be flipped and the ball contacts 46 bonded to the die contacts 86 on the semiconductor dice 84. In this case, the bonding members 32 would be on outside, and could provide outside electrical connection points (second contacts). As another alternative, the loop portions 50A (Figure 4B) or 5OB (Figure 5) of semiconductor components 1OA (Figure 4B) or 1OB (Figure 5) could be bonded to the die contacts 86 (Figure 9B) substantially as shown in Figure 8.
[0092] Referring to Figure 10, a wafer to wafer system 90 is substantially similar to the wafer system 76 (Figures 9A-9B) but the semiconductor components 10 are contained on a second semiconductor wafer 92. Alternately, in place of the semiconductor components 10, the wafer to wafer system 90 can include any of the previously described alternate embodiment semiconductor components contained on the second semiconductor wafer 92.
[0093] Referring to Figures 1 IA-I ID and 12A-12C, a method for fabricating the semiconductor component 10 (Figure IA) is illustrated. Essentially the same method can be used to fabricate any of the previously described alternate embodiments of the semiconductor component 10. In the illustrative embodiment, the method comprises a wafer level fabrication method. However, it is to be understood that the method can also be performed on singulated components with a die level fabrication method.
[0094] Initially, as shown in Figures 11A and 12 A, a component substrate 94 containing a plurality of the semiconductor substrates 12 is provided. The component substrate 94 can comprise a semiconductor wafer or a portion of a wafer containing semiconductor dice. Alternately the component substrate 94 can comprise a panel containing semiconductor packages, such as molded array packages. In addition, the
component substrate 94 can have a desired thickness, such as the previously described thickness T (Figure 1C) for the semiconductor substrates 12.
[0095] As shown in Figure 1 IA, a plurality of through wire interconnects 14 are formed on the semiconductor substrates 12 contained on the component substrate 94. Previously incorporated US application serial nos. 11/102,408 and 11/296,057 describe methods and systems for fabricating the through wire interconnects 14. Each through wire interconnect 14 includes the via 28 through the substrate contact 20 and the semiconductor substrate 12, the wire 30 in the via 28 bonded to the substrate contact 20, and the ball contact 46 (second contact) on the wire 30. Each through wire interconnect 14 also includes the bonding member 32 (second contact) on the substrate contact 20 and the wire 30 having the tip portion 48 forming a first contact substantially as previously described. Alternately, in place of the through wire interconnects 14, any of the previously described alternate embodiment of through wire interconnects can be fabricated on the semiconductor substrates 12 contained on the component substrate 94.
[0096] Each through wire interconnect 14 can also include the polymer material 36 (Figure 11 A) in the via 28 substantially as previously described. The polymer material 36 can be deposited into the via 28 and around the wire 30 in viscous form and then cured to harden. In addition, excess polymer material, such as material on the circuit side 17 of the semiconductor substrate 12 could then be removed using a spacer etch process with a suitable etchant. Alternately, the polymer material 36 can be deposited into the via 28 in viscous form prior to placement of the wire 30. Tn this case, the wire 30 would be pushed into the viscous polymer material 36, which would then be cured to harden around the wire 30. This would eliminate the need for a spacer etch to remove excess material. In addition, the via could initially be a non vented counterbore to prevent the egress of liquids or slurries during a subsequent back side thinning step, as described in previously incorporated US application serial nos. 11/102,408 and 11/296,057. The polymer material 36 (Figure 1 IA) can be deposited using a suitable deposition process such as screen printing, stenciling or deposition using a nozzle or a material dispensing system.
[0097] The polymer material 36 (Figure 11 A) can comprise an electrically insulating curable polymer, such as a polyimide, epoxy, a silicone or a mold compound. Also, the polymer material 36 can include fillers, such as silicates,
configured to reduce the coefficient of thermal expansion (CTE) and adjust the viscosity of the dielectric material. Suitable curable polymers are manufactured by Shinitsu of Japan, and Dexter Electronic Materials of Rocky Hill, CT. Following curing, the polymer material 36 provides a potting structure which secures and electrically insulates the wire 30 in the via 28. Alternately, for some applications, the polymer material 36 in the via 28 can comprise an electrically conductive material.
[0098] Next, as shown in Figure 1 IB, a film assisted molding system 96 is provided. Suitable film assisted molding systems are available from Boschman Technologies b.v. Nieuwgraaf, The Netherlands, and by Yamada of Japan. The film assisted molding system 96 allows ultra thin semiconductor components to be encapsulated on one or more surfaces. The film assisted molding system 96 includes a first mold 98 for supporting the circuit sides 17 of the semiconductor substrates 12 on the component substrate 94, and a second mold 100 for supporting the back sides 18 of the semiconductor substrates 12 on the component substrate 94. The first mold 98 includes a plurality of mold cavities 102 configured to mold the polymer layer 16 (Figure IB) on the semiconductor substrates 12. In the illustrative embodiment, the components 10 (Figure HD) are molded separately, which is referred to as a matrix substrate configuration. Alternately, multiple components can be molded together, which is referred to as an array substrate configuration.
[0099] As shown in Figures 1 IB and 12B, the first mold 98 includes a mold film 104 which follows the contour of the mold cavities 102. The first mold 98, the mold film 104 and the mold cavities 102 are sized and shaped such that the tip portions 48 of the bonding members 32 become embedded in the mold film 104 and protected from the subsequent molding step. These elements are also configured to form the polymer layers 16 (Figure HD) with a selected thickness. A representative range for the selected thickness can be from 10 μm to 500 μra.
[0100] Next, as shown in Figure 11C, a molding step is performed in which a plastic molding material, such as a thermoset polymer, is injected into the mold cavities 102 to form the polymer layers 16 on the circuit sides 17 of the semiconductor substrates 12. However, during the molding step, the tip portions 48 of the bonding members 32 are protected by the mold film 104 from the plastic molding material.
[0101] As shown in Figures 1 ID and 12C, the polymer layers 16 encapsulate the circuit sides 17 of the semiconductor substrates 12. The polymer layers 16 can be made with planar surfaces and precise thicknesses. Similarly, the tip portions 48 of the bonding members 32 can project from the polymer layers 16 by a selected distance. A representative range for this selected distance can be from 10 μm to 75 μm. As only one side of each semiconductor substrate 12 is encapsulated, the semiconductor components 10 are referred to as having a IX configuration. However, essentially the same molding process can be used to form a 2X or a 6X component. For example, essentially the same molding process can be used to encapsulate the edges and back sides 18 of the semiconductor substrates 12, while leaving tip portions of the ball contacts 46 (Figure 1 ID) exposed. As will be further explained, essentially the same molding process can also be used to form both the polymer layers 16 for encapsulation, and the polymer material 36 (Figure 1C) in the vias 28 (Figure 1C).
[0102] Essentially the same molding process can also be used to have selected areas on the component substrate 94, or on the individual semiconductor substrates 12, unencapsulated by the polymer layers 16. For example, the pixel array of an imager component can remain unencapsulated. In this case, the molding film 104 can be configured to cover or "gasket off' the pixel arrays, or other selected areas of the semiconductor substrates 12, from being encapsulated by the mold compound. As another alternative, "blocks" or "pedestals" of a compressible polymer, such as silicone, can be placed in a selected pattern on the molding film 104, or on the component substrate 94. During the molding step, the "blocks" or "pedestals" would be compressed between the component substrate 94 and the molding film 104. Where the "blocks" or "pedestals" are in intimate contact with an area or an element {e.g., loop portions 50A-Figure 4B) on the component substrate 94, the area or element would be free of the plastic molding material. The "blocks" or "pedestals" could then be removed after the molding step. Alternately, the "blocks" or "pedestals" could be left attached to the component substrate 94, and used to attach lenses over the pixel arrays of imager components.
[0103] Following the molding step, a singulating step, such as sawing, scribing, liquid jetting, or laser cutting through a liquid, can be performed to singulate the semiconductor components 10 from the component substrate 94 with desired
footprints, such as chip scale outlines. Alternately, a wafer sized component can be provided which contains multiple unsingulated semiconductor substrates 12.
[0104] Referring to Figures 13A-13B, a method for fabricating the semiconductor component 1 OA (Figure 4B) with through wire interconnects 14A (Figure 4B) having polymer members 58A (Figure 4B) is illustrated. Initially, as shown in Figure 13 A, the via 28A and the insulating layer 34 A are formed in the substrate contact 2OA substantially as described in previously incorporated US application serial nos. 11/102,408 and 11/296,057. As also described in these applications, the via 28A is initially a counterbore or blind hole having a vent opening 108. Following a wire bonding step, the back side 18A of the substrate is thinned to expose the ball contact 46 A (Figure 13B).
[0105] As also shown in Figure 13A, the polymer members 58A can be formed on the substrate contacts 2OA. The polymer members 58 A can comprise a polymer material such as silicone, polyimide, epoxy or mold compound. In addition, the polymer members 58A can have a desired size, shape and durometer. Further, the polymer members 58 A can be fabricated using a suitable process, such as depositing, molding or screen printing a viscous or semi viscous (B-stage) curable polymer onto the substrate contacts 2OA, and if desired other portions of the circuit side 17A of the semiconductor substrate 12 A. The polymer members 58 A can also be formed by placing pre-formed adhesive polymer elements on the substrate contacts 28A.
[0106] Next, as shown in Figure 13B, a wire bonder having a bonding capillary 110 can be provided. Preferably the wire bonder is configured to perform an ultra fine pitch (e.g., < 65μm) wire bonding process. Suitable wire bonders are manufactured by Kulicke & Soffa Industries Inc. of Willow Grove, PA, and Palomar of Carlsbad, CA. One suitable wire bonder is an "AT PREMIER" large area ball bonder manufactured by Kulicke & Soffa Industries Inc., having a total bond placement accuracy of about +/- 5 μm at pitches down to about 65 μm. Bonding capillaries are available from SPT (Small Precision Tools) of Petaluma, CA, and from Kulicke & Soffa Industries Inc.
[0107] The bonding capillary 110 (Figure 13B) is configured to form a continuous length of bonding wire into the wire 30A (Figure 13B) for the through wire interconnect 14A (Figure 13B), and to form the bonded connections 42 A with the substrate contacts 2OA. Previously incorporated US application serial nos.
11/102,408 and 11/296,057 further describe the bonding step. However, in this embodiment the bonding capillary 110 is controlled such that the wires 30A follow the contour of the polymer members 58A, and have the high loop portions 50A. Further, the polymer members 58A can be in a semi-cured or B-stage condition during the bonding step, such that the loop portions 50A of the wires 3OA are in effect embedded in the polymer members 58 A. Further, the outside surfaces of the loop portions 50A can have outer layers 6OA (Figure 4D) formed of a wear resistant metal such as nickel. The wear resistant metal can be provided on the wires 30A from the outset, or can be plated on the loop portions 50A following the bonding step.
[0108] Following the bonding step, the bonding members 32A (Figure 4B) can be formed on the bonded connections 42A, using a suitable process such as ball bumping, stud bumping or reflow bonding, as further described in previously incorporated US application serial nos. 1 1/102,408 and 11/296,057. The semiconductor substrate 12A can then be thinned from the back side to expose the ball contacts 46A. However, prior to the thinning step the film assisted molding process shown in Figures 1 IA-I ID and 12A-12C can be used to form polymer layers (e.g., 16B-1 in Figure 5) as required.
[0109] Referring to Figure 14, essentially the same film assisted molding process shown in Figures 11 A-I ID and 12A-12C, can be used to fabricate an alternate embodiment encapsulated semiconductor component 1OE. The encapsulated semiconductor component 1OE includes a polymer layer 16E which encapsulates the circuit side 17, the back side 18, and the sides 52 of the semiconductor substrate 12. In this embodiment, the polymer layer 16E encapsulates all six sides of the semiconductor substrate 12, and the component 1OE is referred to as 6X component. Alternately, a polymer layer can be configured to encapsulate only the circuit side 17 and the back side 18 of the substrate 12, such that a 2X component would be provided. US Patent No. 6,908,784, which is incorporated herein by reference, discloses different configurations of encapsulated semiconductor components.
[0110] Referring to Figure 15A-15D, essentially the same film assisted molding process shown in Figures 1 IA-I ID and 12A-12C, can be used to fabricate any of the previously described through wire interconnects in which the polymer layer which encapsulates the component, also fills the via in place of the polymer material.
For illustrative purposes fabrication of the semiconductor component 14-11 of Figure 2K is illustrated.
[0111] Initially, as shown in Figure 15A, the via 28-11 and the insulating layer 34-11 are formed in the substrate contact 20-11 substantially as previously described for Figure 13 A. In addition, a vent 108-11 to the via 28-11 is formed. Next as shown in Figure 15B5 the bonding member 32-11 is formed on the substrate contact 20-11. The bonding member 32-11 can comprise a stud bump, or a ball bump, bonded to the substrate contact 20-11 using a wire bonder, a stud bumper, or a ball bumper. Alternately, the bonding member 32-11 can comprise a solder bump, a welded connection, or a conductive polymer connection.
[0112] Next, as shown in Figure 15C, a bonding capillary 112 is used to place the wire 30-11 in the via 28-11, and to form the bonded connection 42-11 between the wire 30-11 and the bonding member 32-11. The wire 30-11 can touch the via 28-11 as shown or can be suspended in the via 28-11.
[0113] Next, as shown in Figure 15D, a film assisted molding process is performed substantially as shown in Figures 1 IA-I ID and 12A-12C to form the polymer layer 16-11. During the molding process, the mold film 104 protects portions of the wire 30-11 and the bonding member 32-1 1 , so that they remain unencapsulated as previously described. In addition, the mold compound flows into the via 28-11 to fill the via 28-11 and secure the wire 30-11. Although the wire 30-11 may be pushed during molding, and some buckling can occur, this can be tolerated as long as shorting to other elements by the wire 30-11, and removal of the insulating layer 34-1 1 does not occur. During the molding process, the vent 108-11 allows air to escape from the via 28-11 and the molding compound to flow freely into the via 28- 11. A vacuum can also be applied to the vent 108-11 to facilitate filling of the via 28- 11 by the mold compound. During the molding process, the vent 108-11 can also function to center the wire 30-11 in the via 28-11. In addition, the molding process can be performed to prevent the molding compound from flowing through the vent 108-11 onto the back side of the substrate 12-11. However, for some applications the vent 108-11 may not be required, such as when a vacuum is pulled on the mold cavities 102 (Figure 1 IB). Following the molding process, the mold film 104 can be removed, and the back side of the substrate 12-11 thinned by etching or grinding to expose the ball contact 46- 11.
[0114] Referring to Figures 16A-16C, a method for fabricating a semiconductor component 10-13 (Figure 16C) is illustrated using a film frame molding process to form the polymer layer 16-13 (Figure 16C) for the semiconductor component 10-13 (Figure 16C). Initially, as shown in Figure 16A, a plurality of semiconductor substrates 12-13 are provided on a component substrate 94, such as a semiconductor wafer, substantially as previously described and shown in Figure 12A. In addition, through wire interconnects 14-13 are formed on the semiconductor substrates 12-13, substantially as previously described and shown in Figure 12 A. The through wire interconnects 14-13 also include conductors 31-13 and pads 33-13, substantially as previously described and shown in Figure 2M.
[0115] As shown in Figure 16B, following fabrication of the through wire interconnects 14-13, the component substrate 94 is singulated into separate semiconductor substrates 12-13. The singulation step can be performed using a suitable process such as saw cutting, etching or liquid jetting. In addition, following singulation, the semiconductor substrates 12-13 can be tested by placing the pads 33- 13 in electrical communication with testing circuitry 114. For example, the semiconductor substrates 12-13 can be placed in a test fixture, substantially as described in US Patent No. 5,519,332 entitled "Carrier For Testing An Unpackaged Semiconductor Die", which is incorporated herein by reference. Each semiconductor substrate 12-13 can thus be certified as a known good die (KGD). Alternately, the testing can be performed at the wafer level on the semiconductor substrates 12-13 while they are still contained on the component substrate 94. In this case, the pads 33-13 provide electrical connection points for a probe card or other wafer level test device.
[0116] As also shown in Figure 16B, the singulated and tested semiconductor substrates 12-13 can be placed on a film frame 1 16. The film frame 116 can comprise a conventional film frame used in the semiconductor industry. In addition, a conventional pick and place process can be used to place the semiconductor substrates 12-13 on the film frame 116.
[0117] Next, as shown in Figure 16C. a film assisted molding process, substantially as previously described and shown in Figures 1 IA-I ID, can be performed to form the polymer layer 16-13 for the semiconductor component 10-13. However, in this case the semiconductor substrates 12-13 are contained on the film
frame 116 during the film assisted molding process. As previously described, the tip portions of the bonding members 32-13 of the through wire interconnects 14-13 are protected by a mold film 104 (Figure 1 IB) and remain unencapsulated during the film assisted molding process. As also shown in Figure 16C5 following the film assisted molding process the semiconductor components 10-13 are singulated by cutting through the polymer material between adjacent semiconductor substrates 12-13 on the film frame 116. In Figure 16C, the saw cuts are indicated by cut lines 118. With this process the polymer layer 16-13 covers the circuit side and four edges of the semiconductor substrates 12-13, such that the completed semiconductor components 10-13 have a 5X configuration.
[0118] In an illustrative embodiment a semiconductor component includes a semiconductor substrate having a first side (circuit side), a second side (back side), and a plurality of integrated circuits. The semiconductor component also includes a plurality of substrate contacts on the first side, a plurality of through wire interconnects (TWI) bonded to the substrate contacts, and a polymer layer on the first side encapsulating at least portions of the through wire interconnects.
[0119] Each through wire interconnect (TWI) includes a via through a substrate contact and through the substrate to the second side, a wire in the via bonded to the substrate contact, a first contact on the wire proximate to the first side, and a second contact on the wire proximate to the second side. In the illustrative embodiment the first contact comprises a tip portion of the bonding member on the substrate contact encapsulated by the polymer layer, and the second contact comprises an exposed end of the wire.
[0120] The semiconductor component can also include a polymer member on the substrate contact which supports and maintains a planarity of a loop portion of the wire. In addition, the loop portion of the wire can be configured as a third contact with the polymer member providing a force for making a connection with a mating contact on a device under test or a next level substrate. The contacts on the wire can also include outer layers configured to provide abrasion resistance, and enhanced penetration of oxide or contaminants on the mating contact.
[0121] The semiconductor component can be used as a stand alone device, or in combination with other semiconductor components to fabricate semiconductor systems. The semiconductor systems can include singulated components bonded to
one another (singulated system), or singulated semiconductor components bonded to a semiconductor wafer (wafer system), or semiconductor components contained on a semiconductor wafer bonded to another semiconductor wafer (wafer to wafer system). With each system, the through wire interconnects (TWI) provide a signal transmission system, and bonding structures between adjacent stacked components and next level substrates as well. The semiconductor component can also be used to fabricate test systems with the through wire interconnects (TWI) functioning as contact structures for making temporary and/or permanent electrical connections with a device under test.
[0122] The method for fabricating a semiconductor component with through wire interconnects (TWI) includes the steps of: providing a semiconductor substrate with substrate contacts, forming vias through the substrate, placing the wires in the vias. bonding the wires to the substrate contacts, forming bonding members on the wires and the substrate contacts, and forming a polymer layer on the first side substantially encapsulating loop portions of the wires and the bonding members. The polymer layer can be formed using a film assisted molding process including the steps of: forming a mold film on tip portions of the bonding members, molding the polymer layer, and then removing the mold film to expose the tip portions of the bonding members.
[0123] While a number of exemplary aspects and embodiments have been discussed above, those of skill in the art will recognize certain modifications, permutations, additions and subcombinations thereof. It is therefore intended that the following appended claims and claims hereafter introduced are interpreted to include all such modifications, permutations, additions and sub-combinations as are within their true spirit and scope.
Claims
1. A semiconductor component comprising: a substrate having a first side, a substrate contact on the first side, a second side, and a via extending through the substrate from the first side to the second side; a wire in the via attached to the substrate contact; a first contact on the wire proximate to the first side; a second contact on the wire proximate to the second side; and a polymer layer on the first side at least partially encapsulating the wire while leaving the first contact exposed.
2. The semiconductor component of claim 1 wherein the via extends through the substrate contact, and the wire is looped out of the via and bonded to the substrate contact.
3. The semiconductor component of claim 1 further comprising a bonding member on the substrate contact attached to the wire, and wherein the first contact comprises a tip portion of the bonding member unencapsulated by the polymer layer.
4. The semiconductor component of claim 1 wherein the first contact comprise a loop portion of the wire unencapsulated by the polymer layer.
5. The semiconductor component of claim 1 wherein the second contact comprises an end of the wire.
6. The semiconductor component of claim 1 wherein the second contact comprises a bump, a pad, a ball, a projection or a surface on the wire.
7. The semiconductor component of claim 1 wherein the substrate comprises a semiconductor substrate having at least one integrated circuit in electrical communication with the substrate contact.
8. The semiconductor component of claim 1 further comprising a polymer member on the substrate contact supporting a loop portion of the wire.
9. The semiconductor component of claim 1 further comprising at least one second substrate on the substrate having a second through wire interconnect in electrical communication with the through wire interconnect.
10. The semiconductor component of claim 1 further comprising a conductive polymer layer on the substrate electrically connecting the through wire interconnect to a second substrate.
11. The semiconductor component of claim 1 further comprising an insulating layer in the via or on the wire.
12. The semiconductor component of claim 1 further comprising a polymer material in the via surrounding the wire.
13. The semiconductor component of claim 1 wherein the polymer layer extends into the via and surrounds the wire.
14. The semiconductor component of claim 1 further comprising a second polymer layer at least partially encapsulating the second side while leaving the second contact exposed.
15. The semiconductor component of claim 1 further comprising a pad on the first side in electrical communication with the substrate contact.
16. The semiconductor component of claim 1 wherein the first contact comprises a projection on a loop portion of the wire.
17. The semiconductor component of claim 1 wherein the polymer layer substantially encapsulates the first side and peripheral edges of the substrate.
18. The semiconductor component of claim 1 wherein the polymer layer substantially encapsulates the first side and the second side of the substrate.
19. The semiconductor component of claim 1 wherein the polymer layer substantially encapsulates the first side and the wire in the via.
20. The semiconductor component of claim 1 wherein the wire includes a metal surface configured as the first contact or the second contact.
21. A semiconductor component comprising: a semiconductor substrate having a first side, a substrate contact on the first side, and a second side; a via in the substrate contact and the substrate extending from the first side to the second side; a wire in the via bonded to the substrate contact; a bonding member on the wire and the substrate contact having a portion configured as a first contact; and a polymer layer on the first side at least partially encapsulating the wire and the bonding member while leaving the first contact exposed.
22. The semiconductor component of claim 21 further comprising a second contact on an end of the wire proximate to the second side.
23. The semiconductor component of claim 22 wherein the second contact comprises a surface, a bump, a ball or a projection on the wire.
24. The semiconductor component of claim 22 further comprising a third contact on the wire comprising a loop portion of the wire proximate to the first side.
25. The semiconductor component of claim 22 wherein the bonding member comprises a stud bump, a double bump, a ball bump, a solder bump or a conductive polymer bump.
26. The semiconductor component of claim 22 wherein the semiconductor substrate comprises a thinned semiconductor die.
27. The semiconductor component of claim 22 wherein the semiconductor substrate comprises a semiconductor wafer.
28. The semiconductor component of claim 22 further comprising an insulating layer in the via or on the wire configured to insulate the wire from the semiconductor substrate.
29. The semiconductor component of claim 22 further comprising a polymer material in the via at least partially encapsulating the wire.
30. The semiconductor component of claim 22 further comprising a polymer member on the substrate contact supporting a loop portion of the wire.
31. The semiconductor component of claim 22 further comprising a second polymer layer on the second side.
32. The semiconductor component of claim 22 wherein the polymer layer extends into the via and secures the wire in the via.
33. The semiconductor component of claim 22 wherein the polymer layer encapsulates five sides of the substrate.
34. A semiconductor component comprising: a semiconductor substrate having a first side, a second side, an integrated circuit, a substrate contact on the first side in electrical communication with the integrated circuit; a through wire interconnect on the semiconductor substrate comprising a via through the substrate contact and the substrate to the second side, a wire in the via having a loop portion and a bonded connection with the substrate contact, a bonding member on the wire and the substrate contact having a first contact thereon, and a second contact on the wire in the via proximate to the second side; and a polymer layer on the first side encapsulating the loop portion while leaving the first contact exposed.
35. The semiconductor component of claim 34 further comprising a polymer material surrounding the wire in the via.
36. The semiconductor component of claim 34 wherein the polymer layer extends into the via and secures the wire in the via.
37. The semiconductor component of claim 34 further comprising at least one second semiconductor substrate on the semiconductor substrate having a second through wire interconnect bonded to the through wire interconnect.
38. The semiconductor component of claim 37 further comprising a conductive polymer layer bonding the second semiconductor substrate to the semiconductor substrate and electrically interconnecting the second through wire interconnect to the through wire interconnect.
39. The semiconductor component of claim 37 wherein the semiconductor substrate comprises a thinned die.
40. The semiconductor component of claim 37 wherein the semiconductor substrate comprises a semiconductor wafer.
41. The semiconductor component of claim 37 wherein the first contact comprises a tip portion of the bonding member.
42. The semiconductor component of claim 37 wherein the first contact comprises a stud bump and the wire is bonded to a tip portion thereof.
43. The semiconductor component of claim 37 wherein the first contact comprises a double bump and the wire is bonded to a center portion thereof.
44. The semiconductor component of claim 37 further comprising a pad on the first side in electrical communication with the substrate contact.
45. The semiconductor component of claim 37 wherein the second contact comprises a surface, a bump, a ball or a projection on the wire.
46. A semiconductor component comprising: a semiconductor substrate having a first side, a substrate contact on the first side, and a second side; a via in the substrate contact and the substrate extending from the first side to the second side; a wire in the via bonded to the substrate contact having a loop portion proximate to the first side; a polymer member on the substrate contact supporting the loop portion; and a first contact on the wire.
47. The semiconductor component of claim 46 wherein the first contact comprises an exposed surface of the loop portion.
48. The semiconductor component of claim 46 wherein the first contact comprises a projection or a bump on the loop portion.
49. The semiconductor component of claim 46 wherein the first contact includes a layer configured to enhance wear resistance or penetration of a mating contact on a second semiconductor component.
50. The semiconductor component of claim 46 further comprising a polymer layer on the first side substantially encapsulating the loop portion while leaving the first contact exposed.
51. The semiconductor component of claim 46 further comprising a second contact on an end of the wire proximate to the second side.
52. The semiconductor component of claim 46 further comprising a bonding member on the substrate contact having a tip portion configured as another contact.
53. The semiconductor component of claim 46 wherein the wire is free to move in the via.
54. The semiconductor component of claim 46 wherein the wire is secured to the via by a polymer material in the via.
55. The semiconductor component of claim 46 wherein the wire is secured to the via by a polymer layer on the first side and in the via.
56. A semiconductor component comprising: a semiconductor substrate having a first side, a second side, an integrated circuit, a substrate contact on the first side in electrical communication with the integrated circuit; a through wire interconnect on the semiconductor substrate comprising a via through the substrate contact and the substrate to the second side, a wire in the via having a loop portion configured as a first contact and a bonded connection with the substrate contact, and a second contact on an end of the wire proximate to the second side; and a polymer member on the substrate contact supporting the loop portion.
57. The semiconductor component of claim 56 further comprising a polymer layer on the first side encapsulating the loop portion while leaving the first contact exposed.
58. The semiconductor component of claim 57 wherein the polymer layer encapsulates the first side and peripheral edges of the substrate.
59. The semiconductor component of claim 57 wherein the polymer layer encapsulates the first side and extends into the via securing the wire to the via.
60. The semiconductor component of claim 56 further comprising a second polymer layer encapsulating the second side while leaving the second contact exposed.
61. The semiconductor component of claim 56 further comprising a bonding member on the substrate contact and the bonded connection.
62. The semiconductor component of claim 56 wherein the semiconductor substrate comprises a thinned semiconductor die or wafer.
63. A semiconductor system comprising: a first substrate having a first side, a second side, a substrate contact on the first side, and a via extending through the substrate contact and the substrate from the first side to the second side; a through wire interconnect on the first substrate comprising a wire in the via bonded to the substrate contact, a first contact on the wire proximate to the first side, a second contact on the wire proximate to the second side, and a polymer layer on the first side at least partially encapsulating the wire while leaving the first contact exposed; and at least one second substrate stacked on the first substrate having a second through wire interconnect electrically connected to the first contact or to the second contact.
64. The semiconductor system of claim 63 wherein the first substrate and the second substrate comprise thinned semiconductor dice or thinned semiconductor wafers.
65. The semiconductor system of claim 63 wherein the first substrate comprises a thinned semiconductor die and the second substrate comprises a semiconductor wafer.
66. The semiconductor system of claim 63 further comprising an anisotropic conductive polymer film attaching the second substrate to the first substrate and electrically connecting the second through wire interconnect to the first contact or the second contact.
67. The semiconductor system of claim 63 further comprising a second anisotropic conductive polymer film attaching the first substrate to another substrate and electrically connecting the first through wire interconnect to an electrode on the substrate.
68. A semiconductor system comprising: a first substrate having a first side, a second side, an integrated circuit, a substrate contact on the first side in electrical communication with the integrated circuit; a through wire interconnect on the first substrate comprising a via through the substrate contact and the substrate to the second side, a wire in the via having a loop portion configured as a first contact and a bonded connection with the substrate contact, a second contact on an end of the wire proximate to the second side, and a polymer member on the substrate contact supporting the loop portion; and at least one second substrate stacked on the first substrate having a second through wire interconnect bonded to the first contact or to the second contact.
69. The semiconductor system of claim 68 wherein the first substrate and the second substrate comprise thinned semiconductor dice.
70. The semiconductor system of claim 68 wherein the first substrate comprises a thinned semiconductor die and the second substrate comprises a semiconductor wafer.
71. The semiconductor system of claim 68 wherein the first substrate comprises a first semiconductor wafer and the second substrate comprises a second semiconductor wafer.
72. The semiconductor system of claim 68 further comprising an anisotropic conductive polymer film attaching the second substrate to the first substrate and electrically connecting the second through wire interconnect to the first contact or the second contact.
73. A semiconductor test system comprising: a device under test comprising a test contact; a substrate having a first side, a substrate contact on the first side, and a second side; and a through wire interconnect on the substrate comprising a via in the substrate contact and the substrate extending from the first side to the second side, a wire in the via bonded to the substrate contact having a loop portion proximate to the first side, a polymer member on the substrate contact supporting the loop portion, and a contact on an end of the wire configured to make a temporary electrical connection with the test contact under a biasing force applied by the polymer member.
74. The semiconductor test system of claim 73 wherein the device under test comprises a semiconductor die or an array of dice.
75. The semiconductor test system of claim 73 wherein the device under test comprises a semiconductor wafer.
76. A method for fabricating a semiconductor component comprising: providing a substrate having a first side, a second side and a substrate contact; forming a via in the substrate contact and the substrate to the second side; placing a wire in the via; forming a first contact on the wire proximate to the first side and a second contact on the wire proximate to the second side; and forming a polymer layer on the first side leaving the first contact exposed.
77. The method of claim 76 wherein the forming the polymer layer step comprises a film assisted molding process in which the first contact is protected by a molding film during a molding step.
78. The method of claim 76 further comprising forming a bonding member on the substrate contact attached to the wire, and wherein the first contact comprises a tip portion of the bonding member unencapsulated by the polymer layer.
79. The method of claim 76 wherein the first contact comprise a loop portion of the wire unencapsulated by the polymer layer.
80. The method of claim 76 wherein the second contact comprises an end of the wire.
81. The method of claim 76 wherein the second contact comprises a bump, a pad, a ball or a surface on the wire.
82. The method of claim 76 wherein the substrate comprises a semiconductor substrate having at least one integrated circuit in electrical communication with the substrate contact.
83. The method of claim 76 further comprising forming a polymer member on the substrate contact supporting a loop portion of the wire.
84. The method of claim 76 further comprising attaching at least one second substrate on the substrate having a second through wire interconnect in electrical communication with the through wire interconnect.
85. The method of claim 76 wherein the forming the polymer layer step is performed using a film assisted molding process with the substrate contained on a semiconductor wafer comprising a plurality of substrates.
86. The method of claim 76 wherein the forming the polymer layer step is performed using a film assisted molding process with the substrate contained on a film frame.
87. A method for fabricating a semiconductor component comprising: providing a substrate having a first side, a second side and a substrate contact; forming a via in the substrate contact and the substrate to the second side; placing a wire in the via; forming a bonding member on the wire and the substrate contact; and forming a polymer layer on the first side leaving at least a portion of the bonding member exposed.
88. The method of claim 87 wherein the bonding member a stud bump, a ball bump, a double bump, a solder bump or a conductive polymer bump.
89. The method of claim 87 wherein the forming the polymer layer step comprises a film assisted molding process.
90. The method of claim 87 wherein the forming the polymer layer step comprises a film assisted molding process in which a mold film covers the portion of the bonding member.
91. The method of claim 87 wherein the forming the polymer layer step is performed using a film assisted molding process with the substrate contained on a semiconductor wafer comprising a plurality of substrates.
92. The method of claim 87 wherein the forming the polymer layer step is performed using a film assisted molding process with the substrate contained on a film frame.
93. The method of claim 87 further comprising stacking a second substrate on the substrate having a second contact electrically connected to the bonding member.
94. The method of claim 87 further comprising stacking a second substrate on the substrate having a second contact electrically connected to the bonding member using an anisotropic conductive adhesive.
95. The method of claim 87 further comprising stacking a second substrate on the substrate having a second bonding member electrically connected to the bonding member.
96. The method of claim 87 further comprising stacking a second substrate on the substrate having a second wire electrically connected to the wire.
97. The method of claim 87 further comprising forming a polymer material in the via surrounding the wire.
98. The method of claim 87 wherein the forming the polymer layer step deposits the a polymer material in the via surrounding the wire.
99. A method for fabricating a semiconductor component comprising: providing a semiconductor substrate having an integrated circuit and a substrate contact in electrical communication with the integrated circuit; forming a via in the contact and the substrate; placing a wire in the via; bonding the wire to the substrate contact; forming a first contact on the first side in electrical communication with the wire; covering the first contact; and forming a polymer layer on the first side while the first contact remains covered.
100. The method of claim 99 further comprising forming a second contact on the wire proximate to the second side.
101. The method of claim 99 wherein the covering step and the forming the polymer layer step comprise a film assisted molding process.
102. The method of claim 99 wherein the substrate is contained on a semiconductor wafer during the forming the polymer layer step.
103. The method of claim 99 wherein the substrate is contained on a film frame during the forming the polymer layer step.
104. The method of claim 99 wherein the covering step comprises covering the first contact with a mold film and the forming the polymer layer step comprises film assisted molding.
105. The method of claim 99 wherein the placing step and the bonding step are performed using a bonding capillary.
106. The method of claim 99 further comprising depositing a polymer material in the via and around the wire.
107. The method of claim 99 wherein the forming the polymer layer step deposits polymer material in the via surrounding the wire.
108. The method of claim 99 further comprising forming a bonding member on the wire and on the substrate contact having a portion configured as the first contact.
109. The method of claim 99 further comprising forming a second contact on the wire proximate to the second side.
110. The method of claim 99 further comprising forming a wear resistant or penetrating layer on the second contact.
1 11. The method of claim 99 further comprising forming a pad on the first side in electrical communication with the substrate contact.
112. A method for fabricating a semiconductor component comprising: providing a substrate having a first side, a second side and a substrate contact; forming a via in the substrate contact and the substrate to the second side; forming a polymer member on the substrate contact; and placing a wire in the via; and bonding the wire to the substrate contact with a loop portion thereof supported by the polymer member.
113. The method of claim 112 further comprising forming a contact on the loop portion.
114. The method of claim 112 further comprising forming a metal layer on the loop portion configured to provide wear resistance or oxide penetration.
115. The method of claim 112 further comprising forming a polymer layer on the first side leaving an outer surface of the loop portion exposed.
116. The method of claim 112 further comprising forming a second contact on an end of the wire proximate to the second side.
1 17. The method of claim 1 12 wherein the forming the polymer member step comprises depositing, molding or placing a polymer material on the substrate contact.
118. The method of claim 112 wherein the placing and bonding steps are performed using a bonding capillary.
119. A method for fabricating a semiconductor component comprising: providing a substrate having a first side, a second side and a substrate contact; forming a via in the substrate contact and the substrate to the second side; forming a polymer member on the substrate contact; placing a wire in the via; bonding the wire to the substrate contact with a loop portion thereof supported by the polymer member; and forming a first contact on the wire proximate to the first side and a second contact on the wire proximate to the second side.
120. The method of claim 119 further comprising making a temporary electrical connection between the first contact and a test contact with the polymer member providing a biasing force.
121. The method of claim 119 further comprising making a temporary electrical connection between the second contact and a test contact with the polymer member providing a biasing force.
122. The method of claim 119 wherein the first contact comprises an outer surface of the loop portion.
123. The method of claim 119 further comprising making an electrical connection between the loop portion and another contact with the polymer member providing a biasing force.
124. The method of claim 119 wherein the second contact comprises a ball contact on an end of the wire.
125. The method of claim 119 wherein the forming the polymer member step comprises depositing, molding or placing a polymer material on the substrate contact.
126. The method of claim 119 wherein the placing and bonding steps are performed using a bonding capillary.
127. The method of claim 119 further comprising forming an outer layer on the first contact configured to provide wear resistance or oxide penetration.
128. The method of claim 119 further comprising forming an outer layer on the second contact configured to provide wear resistance or oxide penetration.
129. The method of claim 119 further comprising forming a polymer layer on the first side substantially encapsulating the loop portion while leaving the first contact exposed.
130. The method of claim 119 further comprising forming a polymer layer on the second side while leaving the second contact exposed.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07749404A EP2016607B1 (en) | 2006-04-24 | 2007-01-29 | Semiconductor components and systems having encapsulated through wire interconnects (twi) and wafer level methods of fabrication |
JP2009507675A JP4853747B2 (en) | 2006-04-24 | 2007-01-29 | Semiconductor component and system having sealed through-wire interconnect (TWI) and wafer level manufacturing method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/409,638 | 2006-04-24 | ||
US11/409,638 US7659612B2 (en) | 2006-04-24 | 2006-04-24 | Semiconductor components having encapsulated through wire interconnects (TWI) |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007133302A2 true WO2007133302A2 (en) | 2007-11-22 |
WO2007133302A3 WO2007133302A3 (en) | 2008-04-10 |
Family
ID=38618714
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/002336 WO2007133302A2 (en) | 2006-04-24 | 2007-01-29 | Semiconductor components and systems having encapsulated through wire interconnects (twi) and wafer level methods of fabrication |
Country Status (6)
Country | Link |
---|---|
US (8) | US7659612B2 (en) |
EP (1) | EP2016607B1 (en) |
JP (1) | JP4853747B2 (en) |
KR (1) | KR101009874B1 (en) |
TW (1) | TWI362709B (en) |
WO (1) | WO2007133302A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009135193A (en) * | 2007-11-29 | 2009-06-18 | Powertech Technology Inc | Semiconductor chip device with silicon through hole, and manufacturing method thereof |
US8198895B2 (en) | 2009-09-23 | 2012-06-12 | General Electric Company | System and method for magnetic resonance coil actuation |
US9252111B2 (en) | 2011-09-30 | 2016-02-02 | Intel Corporation | Method for handling very thin device wafers |
Families Citing this family (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101313391B1 (en) | 2004-11-03 | 2013-10-01 | 테세라, 인코포레이티드 | Stacked packaging improvements |
US7371676B2 (en) | 2005-04-08 | 2008-05-13 | Micron Technology, Inc. | Method for fabricating semiconductor components with through wire interconnects |
US7393770B2 (en) | 2005-05-19 | 2008-07-01 | Micron Technology, Inc. | Backside method for fabricating semiconductor components with conductive interconnects |
US7307348B2 (en) | 2005-12-07 | 2007-12-11 | Micron Technology, Inc. | Semiconductor components having through wire interconnects (TWI) |
US8058101B2 (en) | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7659612B2 (en) | 2006-04-24 | 2010-02-09 | Micron Technology, Inc. | Semiconductor components having encapsulated through wire interconnects (TWI) |
US7560371B2 (en) * | 2006-08-29 | 2009-07-14 | Micron Technology, Inc. | Methods for selectively filling apertures in a substrate to form conductive vias with a liquid using a vacuum |
US7531443B2 (en) * | 2006-12-08 | 2009-05-12 | Micron Technology, Inc. | Method and system for fabricating semiconductor components with through interconnects and back side redistribution conductors |
US7538413B2 (en) * | 2006-12-28 | 2009-05-26 | Micron Technology, Inc. | Semiconductor components having through interconnects |
TWI364793B (en) * | 2007-05-08 | 2012-05-21 | Mutual Pak Technology Co Ltd | Package structure for integrated circuit device and method of the same |
JP5237607B2 (en) * | 2007-10-25 | 2013-07-17 | 新光電気工業株式会社 | Substrate manufacturing method |
TWM339185U (en) * | 2008-01-15 | 2008-08-21 | Wintek Corp | Bend prevention structure for connection terminal of FPC |
JP2009239256A (en) * | 2008-03-03 | 2009-10-15 | Panasonic Corp | Semiconductor device and method of fabricating same |
JP5032456B2 (en) * | 2008-08-12 | 2012-09-26 | 新光電気工業株式会社 | Semiconductor device, interposer, and manufacturing method thereof |
US20100081237A1 (en) * | 2008-09-30 | 2010-04-01 | Avago Technologies Fiber Ip (Singapore) Pte. Ltd. | Integrated Circuit Assemblies and Methods for Encapsulating a Semiconductor Device |
KR101461630B1 (en) * | 2008-11-06 | 2014-11-20 | 삼성전자주식회사 | Wafer level chip on chip package, package on package improving solder joint reliability but reducing mounting height and manufacturing method thereof |
US8168458B2 (en) * | 2008-12-08 | 2012-05-01 | Stats Chippac, Ltd. | Semiconductor device and method of forming bond wires and stud bumps in recessed region of peripheral area around the device for electrical interconnection to other devices |
US8400781B2 (en) * | 2009-09-02 | 2013-03-19 | Mosaid Technologies Incorporated | Using interrupted through-silicon-vias in integrated circuits adapted for stacking |
FR2957191B1 (en) * | 2010-03-04 | 2012-12-28 | Tronic S Microsystems | ELECTRIC INTERCONNECTION SUPPORT STRUCTURE FOR INTEGRATED CIRCUITS, AND METHOD FOR MANUFACTURING SAME |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
US9431275B2 (en) | 2010-09-17 | 2016-08-30 | Pfg Ip Llc | Wire bond through-via structure and method |
EP2463896B1 (en) * | 2010-12-07 | 2020-04-15 | IMEC vzw | Method for forming through-substrate vias surrounded by isolation trenches with an airgap and corresponding device |
KR101128063B1 (en) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | Package-on-package assembly with wire bonds to encapsulation surface |
US9105483B2 (en) | 2011-10-17 | 2015-08-11 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US20130104959A1 (en) * | 2011-10-31 | 2013-05-02 | E I Du Pont De Nemours And Company | Integrated back-sheet for back contact photovoltaic module |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
RU2617284C2 (en) * | 2012-03-01 | 2017-04-24 | Конинклейке Филипс Н.В. | Electronic circuit device and method of its manufacturing |
WO2013147856A1 (en) * | 2012-03-30 | 2013-10-03 | Intel Corporation | Process and material for preventing deleterious expansion of high aspect ratio copper filled through silicon vias (tsvs) |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US8899993B2 (en) * | 2012-08-07 | 2014-12-02 | Amphenol InterCon Systems, Inc. | Interposer plate |
EP2731129A1 (en) | 2012-11-07 | 2014-05-14 | ams AG | Molded semiconductor sensor device and method of producing the same at a wafer-level |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
TWI570864B (en) * | 2013-02-01 | 2017-02-11 | 英帆薩斯公司 | Microelectronic package having wire bond vias, method of making and stiffening layer for same |
US9136254B2 (en) | 2013-02-01 | 2015-09-15 | Invensas Corporation | Microelectronic package having wire bond vias and stiffening layer |
US8940630B2 (en) | 2013-02-01 | 2015-01-27 | Invensas Corporation | Method of making wire bond vias and microelectronic package having wire bond vias |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9263394B2 (en) | 2013-11-22 | 2016-02-16 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9257396B2 (en) * | 2014-05-22 | 2016-02-09 | Invensas Corporation | Compact semiconductor package and related methods |
US9356009B2 (en) | 2014-05-27 | 2016-05-31 | Micron Technology, Inc. | Interconnect structure with redundant electrical connectors and associated systems and methods |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9691686B2 (en) * | 2014-05-28 | 2017-06-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact pad for semiconductor device |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
CN105895606A (en) * | 2014-12-29 | 2016-08-24 | 飞思卡尔半导体公司 | Encapsulated semiconductor device provided with ribbonwire |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
JP6663167B2 (en) * | 2015-03-18 | 2020-03-11 | 浜松ホトニクス株式会社 | Photodetector |
ITUB20150460A1 (en) * | 2015-04-16 | 2016-10-16 | Metallux Sa | SENSOR FOR DETECTION OF ONE OR MORE QUANTITIES OF A FLUID, PARTICULARLY A PRESSURE SENSOR |
US9589946B2 (en) * | 2015-04-28 | 2017-03-07 | Kabushiki Kaisha Toshiba | Chip with a bump connected to a plurality of wirings |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
WO2017209724A1 (en) * | 2016-05-31 | 2017-12-07 | Intel Corporation | Microelectronic device stacks having interior window wirebonding |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
KR20180090494A (en) | 2017-02-03 | 2018-08-13 | 삼성전자주식회사 | Method for fabricating substrate structure |
JP6777243B2 (en) * | 2017-10-19 | 2020-10-28 | 富士電機株式会社 | Semiconductor devices and methods for manufacturing semiconductor devices |
US10886245B2 (en) * | 2019-05-30 | 2021-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure, 3DIC structure and method of fabricating the same |
US11037908B2 (en) | 2019-07-25 | 2021-06-15 | Sandisk Technologies Llc | Bonded die assembly containing partially filled through-substrate via structures and methods for making the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6437254B1 (en) * | 1996-04-25 | 2002-08-20 | International Business Machines Corporation | Apparatus and method for printed circuit board repair |
US6740960B1 (en) * | 1997-10-31 | 2004-05-25 | Micron Technology, Inc. | Semiconductor package including flex circuit, interconnects and dense array external contacts |
US20060017177A1 (en) * | 2004-07-23 | 2006-01-26 | Seng Eric T S | Microelectronic component assemblies with recessed wire bonds and methods of making same |
US6998717B2 (en) * | 2003-03-31 | 2006-02-14 | Micron Technology, Inc. | Multi-dice chip scale semiconductor components |
Family Cites Families (172)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US439412A (en) * | 1890-10-28 | Metal wheel and method of manufacturing the same | ||
US3761782A (en) | 1971-05-19 | 1973-09-25 | Signetics Corp | Semiconductor structure, assembly and method |
US4394712A (en) | 1981-03-18 | 1983-07-19 | General Electric Company | Alignment-enhancing feed-through conductors for stackable silicon-on-sapphire wafers |
US4348253A (en) | 1981-11-12 | 1982-09-07 | Rca Corporation | Method for fabricating via holes in a semiconductor wafer |
DE3406528A1 (en) * | 1984-02-23 | 1985-08-29 | Brown, Boveri & Cie Ag, 6800 Mannheim | PERFORMANCE SEMICONDUCTOR MODULE |
US5917707A (en) | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
US5476211A (en) | 1993-11-16 | 1995-12-19 | Form Factor, Inc. | Method of manufacturing electrical contacts, using a sacrificial member |
US4807021A (en) | 1986-03-10 | 1989-02-21 | Kabushiki Kaisha Toshiba | Semiconductor device having stacking structure |
JPS62293658A (en) | 1986-06-12 | 1987-12-21 | Toshiba Corp | Semiconductor device |
US4897708A (en) * | 1986-07-17 | 1990-01-30 | Laser Dynamics, Inc. | Semiconductor wafer array |
US4954875A (en) | 1986-07-17 | 1990-09-04 | Laser Dynamics, Inc. | Semiconductor wafer array with electrically conductive compliant material |
US4808273A (en) | 1988-05-10 | 1989-02-28 | Avantek, Inc. | Method of forming completely metallized via holes in semiconductors |
JPH01310589A (en) | 1988-06-08 | 1989-12-14 | Seiko Instr Inc | Front-rear continuity structure of laminated board |
WO1991000619A1 (en) | 1989-06-30 | 1991-01-10 | Raychem Corporation | Flying leads for integrated circuits |
US5229647A (en) * | 1991-03-27 | 1993-07-20 | Micron Technology, Inc. | High density data storage using stacked wafers |
US5519332A (en) * | 1991-06-04 | 1996-05-21 | Micron Technology, Inc. | Carrier for testing an unpackaged semiconductor die |
US5824569A (en) * | 1992-07-15 | 1998-10-20 | Micron Technology, Inc. | Semiconductor device having ball-bonded pads |
US5496775A (en) * | 1992-07-15 | 1996-03-05 | Micron Semiconductor, Inc. | Semiconductor device having ball-bonded pads |
US5432999A (en) | 1992-08-20 | 1995-07-18 | Capps; David F. | Integrated circuit lamination process |
US6528984B2 (en) * | 1996-09-13 | 2003-03-04 | Ibm Corporation | Integrated compliant probe for wafer level test and burn-in |
US5503285A (en) * | 1993-07-26 | 1996-04-02 | Litton Systems, Inc. | Method for forming an electrostatically force balanced silicon accelerometer |
US5686352A (en) | 1993-07-26 | 1997-11-11 | Motorola Inc. | Method for making a tab semiconductor device with self-aligning cavity and intrinsic standoff |
US5483741A (en) * | 1993-09-03 | 1996-01-16 | Micron Technology, Inc. | Method for fabricating a self limiting silicon based interconnect for testing bare semiconductor dice |
US6336269B1 (en) | 1993-11-16 | 2002-01-08 | Benjamin N. Eldridge | Method of fabricating an interconnection element |
US6835898B2 (en) | 1993-11-16 | 2004-12-28 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US5840199A (en) * | 1994-06-01 | 1998-11-24 | Litton Systems, Inc. | Method for purging a multi-layer sacrificial etched silicon substrate |
US5495667A (en) | 1994-11-07 | 1996-03-05 | Micron Technology, Inc. | Method for forming contact pins for semiconductor dice and interconnects |
AU4159896A (en) | 1994-11-15 | 1996-06-06 | Formfactor, Inc. | Mounting electronic components to a circuit board |
JPH08236586A (en) * | 1994-12-29 | 1996-09-13 | Nitto Denko Corp | Semiconductor device and manufacturing method thereof |
US5591649A (en) | 1995-01-19 | 1997-01-07 | Texas Instruments Incorporated | Process of removing a tape automated bonded semiconductor from bonded leads |
JP3186941B2 (en) | 1995-02-07 | 2001-07-11 | シャープ株式会社 | Semiconductor chips and multi-chip semiconductor modules |
US5814889A (en) | 1995-06-05 | 1998-09-29 | Harris Corporation | Intergrated circuit with coaxial isolation and method |
US5674785A (en) | 1995-11-27 | 1997-10-07 | Micron Technology, Inc. | Method of producing a single piece package for semiconductor die |
US6013948A (en) | 1995-11-27 | 2000-01-11 | Micron Technology, Inc. | Stackable chip scale semiconductor package with mating contacts on opposed surfaces |
US6002177A (en) | 1995-12-27 | 1999-12-14 | International Business Machines Corporation | High density integrated circuit packaging with chip stacking and via interconnections |
JPH09306955A (en) | 1996-05-20 | 1997-11-28 | Toppan Printing Co Ltd | Film carrier and manufacture thereof |
US6498074B2 (en) | 1996-10-29 | 2002-12-24 | Tru-Si Technologies, Inc. | Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners |
WO1998019337A1 (en) * | 1996-10-29 | 1998-05-07 | Trusi Technologies, Llc | Integrated circuits and methods for their fabrication |
US5866949A (en) | 1996-12-02 | 1999-02-02 | Minnesota Mining And Manufacturing Company | Chip scale ball grid array for integrated circuit packaging |
US5894983A (en) * | 1997-01-09 | 1999-04-20 | Harris Corporation | High frequency, low temperature thermosonic ribbon bonding process for system-level applications |
US5925384A (en) * | 1997-04-25 | 1999-07-20 | Micron Technology, Inc. | Manual pellet loader for Boschman automolds |
US5793103A (en) * | 1997-05-08 | 1998-08-11 | International Business Machines Corporation | Insulated cube with exposed wire lead |
US5950070A (en) * | 1997-05-15 | 1999-09-07 | Kulicke & Soffa Investments | Method of forming a chip scale package, and a tool used in forming the chip scale package |
US5931685A (en) * | 1997-06-02 | 1999-08-03 | Micron Technology, Inc. | Interconnect for making temporary electrical connections with bumped semiconductor components |
KR100211421B1 (en) | 1997-06-18 | 1999-08-02 | 윤종용 | Semiconductor chip package using flexible circuit board with central opening |
TW379285B (en) | 1997-07-02 | 2000-01-11 | Advantest Corp | Testing device for semiconductor components and the testing trays used in the testing apparatus |
US6040702A (en) * | 1997-07-03 | 2000-03-21 | Micron Technology, Inc. | Carrier and system for testing bumped semiconductor components |
US6294838B1 (en) | 1997-09-24 | 2001-09-25 | Utron Technology Inc. | Multi-chip stacked package |
US6441495B1 (en) | 1997-10-06 | 2002-08-27 | Rohm Co., Ltd. | Semiconductor device of stacked chips |
US6097087A (en) | 1997-10-31 | 2000-08-01 | Micron Technology, Inc. | Semiconductor package including flex circuit, interconnects and dense array external contacts |
US6833613B1 (en) * | 1997-12-18 | 2004-12-21 | Micron Technology, Inc. | Stacked semiconductor package having laser machined contacts |
US6114240A (en) | 1997-12-18 | 2000-09-05 | Micron Technology, Inc. | Method for fabricating semiconductor components using focused laser beam |
US6107109A (en) * | 1997-12-18 | 2000-08-22 | Micron Technology, Inc. | Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate |
US6620731B1 (en) * | 1997-12-18 | 2003-09-16 | Micron Technology, Inc. | Method for fabricating semiconductor components and interconnects with contacts on opposing sides |
US6105852A (en) * | 1998-02-05 | 2000-08-22 | International Business Machines Corporation | Etched glass solder bump transfer for flip chip integrated circuit devices |
US6253992B1 (en) * | 1998-03-18 | 2001-07-03 | Tessera, Inc. | Solder ball placement fixtures and methods |
JP3728918B2 (en) * | 1998-03-25 | 2005-12-21 | セイコーエプソン株式会社 | Substrate, substrate manufacturing method and projection manufacturing apparatus |
US6222276B1 (en) | 1998-04-07 | 2001-04-24 | International Business Machines Corporation | Through-chip conductors for low inductance chip-to-chip integration and off-chip connections |
US6451624B1 (en) * | 1998-06-05 | 2002-09-17 | Micron Technology, Inc. | Stackable semiconductor package having conductive layer and insulating layers and method of fabrication |
US6100175A (en) | 1998-08-28 | 2000-08-08 | Micron Technology, Inc. | Method and apparatus for aligning and attaching balls to a substrate |
US6268275B1 (en) | 1998-10-08 | 2001-07-31 | Micron Technology, Inc. | Method of locating conductive spheres utilizing screen and hopper of solder balls |
DE19854743A1 (en) | 1998-11-27 | 2000-06-08 | Sez Semiconduct Equip Zubehoer | Device for wet etching an edge of a semiconductor wafer |
FR2787241B1 (en) | 1998-12-14 | 2003-01-31 | Ela Medical Sa | COATED CMS MICROELECTRONIC COMPONENT, PARTICULARLY FOR AN ACTIVE IMPLANTABLE MEDICAL DEVICE, AND MANUFACTURING METHOD THEREOF |
KR100319609B1 (en) | 1999-03-09 | 2002-01-05 | 김영환 | A wire arrayed chip size package and the fabrication method thereof |
JP2000294677A (en) | 1999-04-05 | 2000-10-20 | Fujitsu Ltd | High-density thin film wiring board and its manufacture |
JP2000299334A (en) * | 1999-04-14 | 2000-10-24 | Apic Yamada Corp | Resin-sealing apparatus |
EP1052682B1 (en) | 1999-04-28 | 2002-01-09 | SEZ Semiconductor-Equipment Zubehör für die Halbleiterfertigung AG | Device and process for the liquid treatment of disk-shaped objects |
DE19919716B4 (en) | 1999-04-30 | 2005-11-03 | Conti Temic Microelectronic Gmbh | Microelectronic assembly |
US6617681B1 (en) | 1999-06-28 | 2003-09-09 | Intel Corporation | Interposer and method of making same |
JP2001044357A (en) * | 1999-07-26 | 2001-02-16 | Seiko Epson Corp | Semiconductor device and manufacture thereof |
US6326689B1 (en) | 1999-07-26 | 2001-12-04 | Stmicroelectronics, Inc. | Backside contact for touchchip |
JP3726579B2 (en) | 1999-08-20 | 2005-12-14 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof |
JP3687435B2 (en) | 1999-08-27 | 2005-08-24 | セイコーエプソン株式会社 | Semiconductor chip and manufacturing method thereof, semiconductor device, computer, circuit board, and electronic device |
US6316287B1 (en) * | 1999-09-13 | 2001-11-13 | Vishay Intertechnology, Inc. | Chip scale surface mount packages for semiconductor device and process of fabricating the same |
JP3859403B2 (en) | 1999-09-22 | 2006-12-20 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP2001135785A (en) * | 1999-11-08 | 2001-05-18 | Seiko Epson Corp | Semiconductor chip, multi-chip package, semiconductor device, electronics and manufacturing method |
US20010052536A1 (en) | 1999-12-06 | 2001-12-20 | Scherdorf Ronald Drost | Method and apparatus for making an electrical device |
JP2001203318A (en) * | 1999-12-17 | 2001-07-27 | Texas Instr Inc <Ti> | Semiconductor assembly having plural flip-chips |
US6380555B1 (en) * | 1999-12-24 | 2002-04-30 | Micron Technology, Inc. | Bumped semiconductor component having test pads, and method and system for testing bumped semiconductor components |
KR100324332B1 (en) | 2000-01-04 | 2002-02-16 | 박종섭 | Bga semiconductor package improving solder joint reliability and fabrication method thereof |
JP2001308122A (en) | 2000-04-18 | 2001-11-02 | Shinko Electric Ind Co Ltd | Method of manufacturing semiconductor device |
US6638847B1 (en) | 2000-04-19 | 2003-10-28 | Advanced Interconnect Technology Ltd. | Method of forming lead-free bump interconnections |
JP3292723B2 (en) * | 2000-05-26 | 2002-06-17 | アルス電子株式会社 | Semiconductor package and manufacturing method thereof |
JP3879816B2 (en) * | 2000-06-02 | 2007-02-14 | セイコーエプソン株式会社 | SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD, LAMINATED SEMICONDUCTOR DEVICE, CIRCUIT BOARD AND ELECTRONIC DEVICE |
US6717245B1 (en) * | 2000-06-02 | 2004-04-06 | Micron Technology, Inc. | Chip scale packages performed by wafer level processing |
US6444576B1 (en) | 2000-06-16 | 2002-09-03 | Chartered Semiconductor Manufacturing, Ltd. | Three dimensional IC package module |
JP3916854B2 (en) | 2000-06-28 | 2007-05-23 | シャープ株式会社 | Wiring board, semiconductor device, and package stack semiconductor device |
KR100467009B1 (en) | 2000-08-04 | 2005-01-24 | 샤프 가부시키가이샤 | Method of thinning semiconductor wafer capable of preventing its front from being contaminated and back grinding device for semiconductor wafers |
JP3951091B2 (en) * | 2000-08-04 | 2007-08-01 | セイコーエプソン株式会社 | Manufacturing method of semiconductor device |
JP2002076252A (en) * | 2000-08-31 | 2002-03-15 | Nec Kyushu Ltd | Semiconductor device |
US6577013B1 (en) | 2000-09-05 | 2003-06-10 | Amkor Technology, Inc. | Chip size semiconductor packages with stacked dies |
JP2002107382A (en) | 2000-09-27 | 2002-04-10 | Asahi Kasei Corp | Semiconductor device, its production method and current sensor |
US7132741B1 (en) | 2000-10-13 | 2006-11-07 | Bridge Semiconductor Corporation | Semiconductor chip assembly with carved bumped terminal |
US6605551B2 (en) * | 2000-12-08 | 2003-08-12 | Intel Corporation | Electrocoating process to form a dielectric layer in an organic substrate to reduce loop inductance |
US20020074637A1 (en) | 2000-12-19 | 2002-06-20 | Intel Corporation | Stacked flip chip assemblies |
US6521485B2 (en) | 2001-01-17 | 2003-02-18 | Walsin Advanced Electronics Ltd | Method for manufacturing wafer level chip size package |
US6653170B1 (en) | 2001-02-06 | 2003-11-25 | Charles W. C. Lin | Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit |
JP2002270718A (en) | 2001-03-07 | 2002-09-20 | Seiko Epson Corp | Wiring board and its manufacturing method, semiconductor device and its manufacturing method, and circuit board and electronic apparatus |
US6601888B2 (en) | 2001-03-19 | 2003-08-05 | Creo Inc. | Contactless handling of objects |
US6680213B2 (en) | 2001-04-02 | 2004-01-20 | Micron Technology, Inc. | Method and system for fabricating contacts on semiconductor components |
US7108546B2 (en) * | 2001-06-20 | 2006-09-19 | Formfactor, Inc. | High density planar electrical interface |
US20030006493A1 (en) | 2001-07-04 | 2003-01-09 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20030049925A1 (en) | 2001-09-10 | 2003-03-13 | Layman Paul Arthur | High-density inter-die interconnect structure |
JP4408598B2 (en) | 2001-09-28 | 2010-02-03 | パナソニック株式会社 | Card type recording medium |
JP4014912B2 (en) | 2001-09-28 | 2007-11-28 | 株式会社ルネサステクノロジ | Semiconductor device |
US6727115B2 (en) * | 2001-10-31 | 2004-04-27 | Hewlett-Packard Development Company, L.P. | Back-side through-hole interconnection of a die to a substrate |
US6611052B2 (en) | 2001-11-16 | 2003-08-26 | Micron Technology, Inc. | Wafer level stackable semiconductor package |
CA2363409A1 (en) | 2001-11-20 | 2003-05-20 | Microbonds, Inc. | A wire bonder for ball bonding insulated wire and method of using same |
JP3778079B2 (en) | 2001-12-20 | 2006-05-24 | 株式会社日立製作所 | Display device |
KR100447869B1 (en) | 2001-12-27 | 2004-09-08 | 삼성전자주식회사 | Stack Semiconductor Chip Package Having Multiple I/O Pins and Lead Frame Suitable For Use in Such a Stack Semiconductor Chip Package |
US6608370B1 (en) | 2002-01-28 | 2003-08-19 | Motorola, Inc. | Semiconductor wafer having a thin die and tethers and methods of making the same |
US6908784B1 (en) * | 2002-03-06 | 2005-06-21 | Micron Technology, Inc. | Method for fabricating encapsulated semiconductor components |
US6846738B2 (en) | 2002-03-13 | 2005-01-25 | Micron Technology, Inc. | High permeability composite films to reduce noise in high speed interconnects |
US6712261B2 (en) | 2002-03-20 | 2004-03-30 | International Business Machines Corporation | Solid conductive element insertion apparatus |
US6848177B2 (en) | 2002-03-28 | 2005-02-01 | Intel Corporation | Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme |
TWI232560B (en) | 2002-04-23 | 2005-05-11 | Sanyo Electric Co | Semiconductor device and its manufacture |
US7340181B1 (en) | 2002-05-13 | 2008-03-04 | National Semiconductor Corporation | Electrical die contact structure and fabrication method |
SG111069A1 (en) | 2002-06-18 | 2005-05-30 | Micron Technology Inc | Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods |
US7399683B2 (en) | 2002-06-18 | 2008-07-15 | Sanyo Electric Co., Ltd. | Manufacturing method of semiconductor device |
US6998334B2 (en) | 2002-07-08 | 2006-02-14 | Micron Technology, Inc. | Semiconductor devices with permanent polymer stencil and method for manufacturing the same |
US6803303B1 (en) * | 2002-07-11 | 2004-10-12 | Micron Technology, Inc. | Method of fabricating semiconductor component having encapsulated, bonded, interconnect contacts |
US6885107B2 (en) | 2002-08-29 | 2005-04-26 | Micron Technology, Inc. | Flip-chip image sensor packages and methods of fabrication |
US6903442B2 (en) * | 2002-08-29 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component having backside pin contacts |
JP2004128063A (en) | 2002-09-30 | 2004-04-22 | Toshiba Corp | Semiconductor device and its manufacturing method |
SG111972A1 (en) | 2002-10-17 | 2005-06-29 | Agency Science Tech & Res | Wafer-level package for micro-electro-mechanical systems |
JP3908146B2 (en) | 2002-10-28 | 2007-04-25 | シャープ株式会社 | Semiconductor device and stacked semiconductor device |
DE10251527B4 (en) | 2002-11-04 | 2007-01-25 | Infineon Technologies Ag | Method for producing a stack arrangement of a memory module |
DE10251530B4 (en) | 2002-11-04 | 2005-03-03 | Infineon Technologies Ag | Stack arrangement of a memory module |
US6936913B2 (en) | 2002-12-11 | 2005-08-30 | Northrop Grumman Corporation | High performance vias for vertical IC packaging |
US6756681B1 (en) | 2002-12-23 | 2004-06-29 | Nokia Corporation | Radio frequency integrated circuit having increased substrate resistance enabling three dimensional interconnection with feedthroughs |
JP4145301B2 (en) | 2003-01-15 | 2008-09-03 | 富士通株式会社 | Semiconductor device and three-dimensional mounting semiconductor device |
JP4544876B2 (en) | 2003-02-25 | 2010-09-15 | 三洋電機株式会社 | Manufacturing method of semiconductor device |
US6982565B2 (en) | 2003-03-06 | 2006-01-03 | Micron Technology, Inc. | Test system and test method with interconnect having semiconductor spring contacts |
TWI229890B (en) | 2003-04-24 | 2005-03-21 | Sanyo Electric Co | Semiconductor device and method of manufacturing same |
JP4248928B2 (en) | 2003-05-13 | 2009-04-02 | ローム株式会社 | Semiconductor chip manufacturing method, semiconductor device manufacturing method, semiconductor chip, and semiconductor device |
JP3646720B2 (en) | 2003-06-19 | 2005-05-11 | セイコーエプソン株式会社 | Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus |
TWI299551B (en) * | 2003-06-25 | 2008-08-01 | Via Tech Inc | Quad flat no-lead type chip carrier |
JP2007528120A (en) | 2003-07-03 | 2007-10-04 | テッセラ テクノロジーズ ハンガリー コルラートルト フェレロェセーギュー タールシャシャーグ | Method and apparatus for packaging integrated circuit devices |
US7042080B2 (en) | 2003-07-14 | 2006-05-09 | Micron Technology, Inc. | Semiconductor interconnect having compliant conductive contacts |
US7180149B2 (en) * | 2003-08-28 | 2007-02-20 | Fujikura Ltd. | Semiconductor package with through-hole |
JP2007516602A (en) | 2003-09-26 | 2007-06-21 | テッセラ,インコーポレイテッド | Manufacturing structure and method of a capped tip containing a flowable conductive medium |
US7425759B1 (en) | 2003-11-20 | 2008-09-16 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bumped terminal and filler |
DE10356885B4 (en) * | 2003-12-03 | 2005-11-03 | Schott Ag | Method of housing components and housed component |
JP2005175019A (en) * | 2003-12-08 | 2005-06-30 | Sharp Corp | Semiconductor device and multilayer semiconductor device |
US7307248B2 (en) * | 2003-12-09 | 2007-12-11 | Cem Corporation | Method and apparatus for microwave assisted high throughput high pressure chemical synthesis |
JP4271590B2 (en) | 2004-01-20 | 2009-06-03 | 新光電気工業株式会社 | Semiconductor device and manufacturing method thereof |
JP4093186B2 (en) * | 2004-01-27 | 2008-06-04 | カシオ計算機株式会社 | Manufacturing method of semiconductor device |
US7129114B2 (en) | 2004-03-10 | 2006-10-31 | Micron Technology, Inc. | Methods relating to singulating semiconductor wafers and wafer scale assemblies |
US20050205951A1 (en) * | 2004-03-18 | 2005-09-22 | Honeywell Internatioanl, Inc. | Flip chip bonded micro-electromechanical system (MEMS) device |
US20050263571A1 (en) | 2004-05-30 | 2005-12-01 | Luc Belanger | Injection molded continuously solidified solder method and apparatus |
US7498647B2 (en) | 2004-06-10 | 2009-03-03 | Micron Technology, Inc. | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
US7105918B2 (en) | 2004-07-29 | 2006-09-12 | Micron Technology, Inc. | Interposer with flexible solder pad elements and methods of manufacturing the same |
JP2006074736A (en) * | 2004-08-02 | 2006-03-16 | Seiko Epson Corp | Piezoelectric oscillator and method of manufacturing the same |
US7109068B2 (en) | 2004-08-31 | 2006-09-19 | Micron Technology, Inc. | Through-substrate interconnect fabrication methods |
KR100604049B1 (en) * | 2004-09-01 | 2006-07-24 | 동부일렉트로닉스 주식회사 | Semiconductor package and method for fabricating the same |
TWI234261B (en) | 2004-09-10 | 2005-06-11 | Touch Micro System Tech | Method of forming wafer backside interconnects |
JP2006147911A (en) | 2004-11-22 | 2006-06-08 | Renesas Technology Corp | Semiconductor device, its manufacturing method and electronic device |
JP4528100B2 (en) * | 2004-11-25 | 2010-08-18 | 新光電気工業株式会社 | Semiconductor device and manufacturing method thereof |
CN101068507B (en) | 2004-11-30 | 2010-05-12 | 博士伦公司 | Two-stage plunger for intraocular lens injector |
JP4795677B2 (en) | 2004-12-02 | 2011-10-19 | ルネサスエレクトロニクス株式会社 | Semiconductor device, semiconductor module using the same, and manufacturing method of semiconductor device |
US7238999B2 (en) * | 2005-01-21 | 2007-07-03 | Honeywell International Inc. | High performance MEMS packaging architecture |
US20060170076A1 (en) | 2005-02-02 | 2006-08-03 | Lsi Logic Corporation | Apparatus, system, and method for reducing integrated circuit peeling |
JP2006253330A (en) | 2005-03-09 | 2006-09-21 | Sharp Corp | Semiconductor device and manufacturing method thereof |
US7371676B2 (en) | 2005-04-08 | 2008-05-13 | Micron Technology, Inc. | Method for fabricating semiconductor components with through wire interconnects |
WO2006124597A2 (en) | 2005-05-12 | 2006-11-23 | Foster Ron B | Infinitely stackable interconnect device and method |
US7393770B2 (en) | 2005-05-19 | 2008-07-01 | Micron Technology, Inc. | Backside method for fabricating semiconductor components with conductive interconnects |
US7589406B2 (en) | 2005-06-27 | 2009-09-15 | Micron Technology, Inc. | Stacked semiconductor component |
JP2007036104A (en) | 2005-07-29 | 2007-02-08 | Nec Electronics Corp | Semiconductor device and its manufacturing method |
US7307348B2 (en) * | 2005-12-07 | 2007-12-11 | Micron Technology, Inc. | Semiconductor components having through wire interconnects (TWI) |
US20070238955A1 (en) * | 2006-01-18 | 2007-10-11 | The General Hospital Corporation | Systems and methods for generating data using one or more endoscopic microscopy techniques |
US7659612B2 (en) * | 2006-04-24 | 2010-02-09 | Micron Technology, Inc. | Semiconductor components having encapsulated through wire interconnects (TWI) |
KR100895813B1 (en) | 2007-06-20 | 2009-05-06 | 주식회사 하이닉스반도체 | Method for fabricating of semiconductor package |
-
2006
- 2006-04-24 US US11/409,638 patent/US7659612B2/en active Active
-
2007
- 2007-01-29 WO PCT/US2007/002336 patent/WO2007133302A2/en active Application Filing
- 2007-01-29 JP JP2009507675A patent/JP4853747B2/en not_active Expired - Fee Related
- 2007-01-29 KR KR20087028703A patent/KR101009874B1/en active IP Right Grant
- 2007-01-29 EP EP07749404A patent/EP2016607B1/en active Active
- 2007-01-30 TW TW96103343A patent/TWI362709B/en not_active IP Right Cessation
-
2009
- 2009-10-19 US US12/581,255 patent/US7883908B2/en active Active
-
2010
- 2010-10-14 US US12/904,314 patent/US8120167B2/en active Active
-
2011
- 2011-10-31 US US13/285,490 patent/US8217510B2/en active Active
-
2012
- 2012-06-27 US US13/534,038 patent/US8404523B2/en active Active
-
2013
- 2013-02-20 US US13/771,440 patent/US8581387B1/en active Active
- 2013-10-10 US US14/050,535 patent/US8741667B2/en active Active
-
2014
- 2014-04-21 US US14/257,114 patent/US9018751B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6437254B1 (en) * | 1996-04-25 | 2002-08-20 | International Business Machines Corporation | Apparatus and method for printed circuit board repair |
US6740960B1 (en) * | 1997-10-31 | 2004-05-25 | Micron Technology, Inc. | Semiconductor package including flex circuit, interconnects and dense array external contacts |
US6998717B2 (en) * | 2003-03-31 | 2006-02-14 | Micron Technology, Inc. | Multi-dice chip scale semiconductor components |
US20060017177A1 (en) * | 2004-07-23 | 2006-01-26 | Seng Eric T S | Microelectronic component assemblies with recessed wire bonds and methods of making same |
Non-Patent Citations (1)
Title |
---|
See also references of EP2016607A2 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009135193A (en) * | 2007-11-29 | 2009-06-18 | Powertech Technology Inc | Semiconductor chip device with silicon through hole, and manufacturing method thereof |
US8198895B2 (en) | 2009-09-23 | 2012-06-12 | General Electric Company | System and method for magnetic resonance coil actuation |
US9252111B2 (en) | 2011-09-30 | 2016-02-02 | Intel Corporation | Method for handling very thin device wafers |
Also Published As
Publication number | Publication date |
---|---|
US20070246819A1 (en) | 2007-10-25 |
US8404523B2 (en) | 2013-03-26 |
US20110024745A1 (en) | 2011-02-03 |
KR20080111156A (en) | 2008-12-22 |
JP4853747B2 (en) | 2012-01-11 |
US8581387B1 (en) | 2013-11-12 |
US20120288997A1 (en) | 2012-11-15 |
US20140225259A1 (en) | 2014-08-14 |
US8741667B2 (en) | 2014-06-03 |
US20120043670A1 (en) | 2012-02-23 |
US20100047934A1 (en) | 2010-02-25 |
TW200741919A (en) | 2007-11-01 |
US7659612B2 (en) | 2010-02-09 |
TWI362709B (en) | 2012-04-21 |
JP2009534865A (en) | 2009-09-24 |
WO2007133302A3 (en) | 2008-04-10 |
EP2016607A4 (en) | 2011-06-15 |
US7883908B2 (en) | 2011-02-08 |
EP2016607A2 (en) | 2009-01-21 |
US8120167B2 (en) | 2012-02-21 |
US9018751B2 (en) | 2015-04-28 |
EP2016607B1 (en) | 2013-03-13 |
KR101009874B1 (en) | 2011-01-19 |
US20140038406A1 (en) | 2014-02-06 |
US8217510B2 (en) | 2012-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2016607B1 (en) | Semiconductor components and systems having encapsulated through wire interconnects (twi) and wafer level methods of fabrication | |
US9013044B2 (en) | Through wire interconnect (TWI) for semiconductor components having wire in via and bonded connection with substrate contact | |
US7538413B2 (en) | Semiconductor components having through interconnects | |
US7768096B2 (en) | System for fabricating semiconductor components with conductive interconnects | |
US6611052B2 (en) | Wafer level stackable semiconductor package | |
US20100140753A1 (en) | Stacked Semiconductor Component Having Through Wire Interconnect And Method Of Fabrication | |
US7227263B2 (en) | Semiconductor device with recessed post electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07749404 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009507675 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087028703 Country of ref document: KR Ref document number: 2007749404 Country of ref document: EP |