WO2008013673A3 - High speed, high density, low power die interconnect system - Google Patents

High speed, high density, low power die interconnect system Download PDF

Info

Publication number
WO2008013673A3
WO2008013673A3 PCT/US2007/015797 US2007015797W WO2008013673A3 WO 2008013673 A3 WO2008013673 A3 WO 2008013673A3 US 2007015797 W US2007015797 W US 2007015797W WO 2008013673 A3 WO2008013673 A3 WO 2008013673A3
Authority
WO
WIPO (PCT)
Prior art keywords
die
coupling
interconnect
conducting
low power
Prior art date
Application number
PCT/US2007/015797
Other languages
French (fr)
Other versions
WO2008013673A2 (en
Inventor
Ernest E Hollis
Original Assignee
Bae Systems Information
Ernest E Hollis
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bae Systems Information, Ernest E Hollis filed Critical Bae Systems Information
Priority to EP07796788.3A priority Critical patent/EP2052410A4/en
Publication of WO2008013673A2 publication Critical patent/WO2008013673A2/en
Publication of WO2008013673A3 publication Critical patent/WO2008013673A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5381—Crossover interconnections, e.g. bridge stepovers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/645—Inductive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R43/00—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors
    • H01R43/02—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors for soldered or welded connections
    • H01R43/0256—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors for soldered or welded connections for soldering or welding connectors to a printed circuit board
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/42—Coupling light guides with opto-electronic elements
    • G02B6/43—Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
    • H01L2225/06531—Non-galvanic coupling, e.g. capacitive coupling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
    • H01L2225/06531—Non-galvanic coupling, e.g. capacitive coupling
    • H01L2225/06534—Optical coupling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06551—Conductive connections on the side of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Abstract

A system for interconnecting at least two die each die having a plurality of conducting layers and dielectric layers disposed upon a substrate which may include active and passive elements. In one embodiment there is at least one interconnect coupling at least one conducting layer on a side of one die to at least one conducting layer on a side of the other die. Another interconnect embodiment is a slug having conducting and dielectric layers disposed between two or more die to interconnect between the die. Other interconnect techniques include direct coupling such as rod, ball, dual balls, bar, cylinder, bump, slug, and carbon nanotube, as well as indirect coupling such as inductive coupling, capacitive coupling, and wireless communications. The die may have features to facilitate placement of the interconnects such as dogleg cuts, grooves, notches, enlarged contact pads, tapered side edges and stepped vias.
PCT/US2007/015797 2006-07-21 2007-07-11 High speed, high density, low power die interconnect system WO2008013673A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP07796788.3A EP2052410A4 (en) 2006-07-21 2007-07-11 High speed, high density, low power die interconnect system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/459,081 2006-07-21
US11/459,081 US7999383B2 (en) 2006-07-21 2006-07-21 High speed, high density, low power die interconnect system

Publications (2)

Publication Number Publication Date
WO2008013673A2 WO2008013673A2 (en) 2008-01-31
WO2008013673A3 true WO2008013673A3 (en) 2008-04-24

Family

ID=38970662

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/015797 WO2008013673A2 (en) 2006-07-21 2007-07-11 High speed, high density, low power die interconnect system

Country Status (3)

Country Link
US (12) US7999383B2 (en)
EP (1) EP2052410A4 (en)
WO (1) WO2008013673A2 (en)

Families Citing this family (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006019911A1 (en) * 2004-07-26 2006-02-23 Sun Microsystems, Inc. Multi-chip module and single-chip module for chips and proximity connectors
US7999383B2 (en) * 2006-07-21 2011-08-16 Bae Systems Information And Electronic Systems Integration Inc. High speed, high density, low power die interconnect system
US7719073B2 (en) * 2007-01-11 2010-05-18 Hewlett-Packard Development Company, L.P. Capacitively coupling layers of a multilayer device
US7692946B2 (en) * 2007-06-29 2010-04-06 Intel Corporation Memory array on more than one die
US9941245B2 (en) * 2007-09-25 2018-04-10 Intel Corporation Integrated circuit packages including high density bump-less build up layers and a lesser density core or coreless substrate
US8415777B2 (en) * 2008-02-29 2013-04-09 Broadcom Corporation Integrated circuit with millimeter wave and inductive coupling and methods for use therewith
US7821107B2 (en) 2008-04-22 2010-10-26 Micron Technology, Inc. Die stacking with an annular via having a recessed socket
US7727808B2 (en) 2008-06-13 2010-06-01 General Electric Company Ultra thin die electronic package
US7885494B2 (en) * 2008-07-02 2011-02-08 Sony Ericsson Mobile Communications Ab Optical signaling for a package-on-package stack
US9772460B2 (en) * 2010-02-23 2017-09-26 Luxtera, Inc. Method and system for implementing high-speed interfaces between semiconductor dies in optical communication systems
KR101096045B1 (en) 2010-05-06 2011-12-19 주식회사 하이닉스반도체 Stacked semiconductor package and method for fabricating the same
US8901747B2 (en) 2010-07-29 2014-12-02 Mosys, Inc. Semiconductor chip layout
AU2011331918B2 (en) * 2010-11-18 2013-12-19 The Silanna Group Pty Ltd Single-chip integrated circuit with capacitive isolation
JP2012114241A (en) * 2010-11-25 2012-06-14 Renesas Electronics Corp Semiconductor chip and semiconductor device
US9190371B2 (en) * 2010-12-21 2015-11-17 Moon J. Kim Self-organizing network with chip package having multiple interconnection configurations
US8587088B2 (en) 2011-02-17 2013-11-19 Apple Inc. Side-mounted controller and methods for making the same
US8580683B2 (en) * 2011-09-27 2013-11-12 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and methods for molding die on wafer interposers
US8501590B2 (en) 2011-07-05 2013-08-06 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and methods for dicing interposer assembly
KR20130019290A (en) * 2011-08-16 2013-02-26 삼성전자주식회사 Universal printed circuit board and memory card including the same
US8704384B2 (en) 2012-02-17 2014-04-22 Xilinx, Inc. Stacked die assembly
US8704364B2 (en) * 2012-02-08 2014-04-22 Xilinx, Inc. Reducing stress in multi-die integrated circuit structures
JP2013179151A (en) * 2012-02-28 2013-09-09 Toshiba Corp Semiconductor package, information processing apparatus comprising the same, and storage device
US8683870B2 (en) * 2012-03-15 2014-04-01 Meggitt (Orange County), Inc. Sensor device with stepped pads for connectivity
US8957512B2 (en) 2012-06-19 2015-02-17 Xilinx, Inc. Oversized interposer
US8869088B1 (en) 2012-06-27 2014-10-21 Xilinx, Inc. Oversized interposer formed from a multi-pattern region mask
US8938136B2 (en) 2012-08-08 2015-01-20 Avago Technologies General Ip (Singapore) Pte. Ltd. Opto-electronic system having flip-chip substrate mounting
US9651981B2 (en) * 2012-08-09 2017-05-16 Infineon Technologies Austria Ag Integrated chip with heating element and reference circuit
US9026872B2 (en) 2012-08-16 2015-05-05 Xilinx, Inc. Flexible sized die for use in multi-die integrated circuit
US8624376B1 (en) * 2012-10-10 2014-01-07 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package structure without through assembly vias
WO2014070779A1 (en) 2012-10-30 2014-05-08 Anayas360.Com, Llc. Address based serial communication interface for control and monitoring of system-on-chip implementations
WO2014089517A1 (en) * 2012-12-07 2014-06-12 Anayas360.Com, Llc Adaptive tuning voltage buffer for millimeter-wave multi-channel frequency synthesizer example embodiments
US9547034B2 (en) 2013-07-03 2017-01-17 Xilinx, Inc. Monolithic integrated circuit die having modular die regions stitched together
US9209143B2 (en) * 2013-09-26 2015-12-08 Intel IP Corporation Die edge side connection
US9295158B2 (en) * 2013-11-05 2016-03-22 Sunasic Technologies, Inc. Method of manufacturing printed circuit board having electronic component embedded
US9287151B2 (en) * 2014-01-10 2016-03-15 Taiwan Semiconductor Manufacturing Co., Ltd Systems and method for transferring a semiconductor substrate
CN104835792B (en) * 2014-02-11 2018-04-17 精材科技股份有限公司 Chip package and method for manufacturing the same
TWI560828B (en) * 2014-02-11 2016-12-01 Xintex Inc Chip package and method for forming the same
RU2575995C2 (en) * 2014-03-13 2016-02-27 Федеральное Государственное Бюджетное Образовательное Учреждение Высшего Профессионального Образования "Саратовский Государственный Университет Имени Н.Г. Чернышевского" Waveguide structure with permitted and forbidden bands
US9915869B1 (en) 2014-07-01 2018-03-13 Xilinx, Inc. Single mask set used for interposer fabrication of multiple products
US10211443B2 (en) 2014-09-10 2019-02-19 Cellink Corporation Battery interconnects
BR112015020625A2 (en) 2014-09-26 2017-07-18 Intel Corp flexible packaging architecture.
US9406347B2 (en) * 2014-12-18 2016-08-02 Freescale Semiconductor, Inc. Semiconductor wafer and method of fabricating an IC die
US9633960B2 (en) * 2015-06-30 2017-04-25 Sunasic Technologies Inc. Chip with I/O pads on peripheries and method making the same
CN106373936B (en) * 2015-07-23 2019-06-04 旭景科技股份有限公司 There is the chip and its manufacturing method of input and output weld pad on periphery
US10182498B2 (en) 2015-10-28 2019-01-15 Indiana Integrated Circuits, LLC Substrates with interdigitated hinged edge interconnects
US10896898B2 (en) 2015-10-28 2021-01-19 Indiana Integrated Circuits, LLC Edge interconnect self-assembly substrate
US10122420B2 (en) * 2015-12-22 2018-11-06 Intel IP Corporation Wireless in-chip and chip to chip communication
EP3394929B1 (en) * 2015-12-22 2023-03-29 Intel Corporation Microelectronic devices designed with integrated antennas on a substrate
WO2018067719A2 (en) 2016-10-07 2018-04-12 Invensas Bonding Technologies, Inc. Direct-bonded native interconnects and active base die
US10580757B2 (en) 2016-10-07 2020-03-03 Xcelsis Corporation Face-to-face mounted IC dies with orthogonal top interconnect layers
MY192051A (en) * 2016-12-29 2022-07-25 Intel Corp Stacked dice systems
WO2019005026A1 (en) * 2017-06-28 2019-01-03 Intel Corporation Device with out-plane inductors
CN108133924B (en) * 2017-12-20 2019-12-31 江苏冠达通电子科技有限公司 Semiconductor chip packaging structure and method thereof
WO2019132958A1 (en) * 2017-12-29 2019-07-04 Intel Corporation Microelectronic assemblies
US10566300B2 (en) 2018-01-22 2020-02-18 Globalfoundries Inc. Bond pads with surrounding fill lines
US10859776B2 (en) * 2018-04-06 2020-12-08 The Regents Of The University Of California Optical-electrical interposers
US10808519B2 (en) 2018-04-25 2020-10-20 Baker Hughes Holdings Llc Electrical assembly substrates for downhole use
US11894322B2 (en) 2018-05-29 2024-02-06 Analog Devices, Inc. Launch structures for radio frequency integrated device packages
US11652057B2 (en) * 2019-05-07 2023-05-16 Intel Corporation Disaggregated die interconnection with on-silicon cavity bridge
US11490523B2 (en) * 2019-09-20 2022-11-01 Manaflex, Llc Reel-to-reel laser ablation methods and devices in FPC fabrication
US11004819B2 (en) 2019-09-27 2021-05-11 International Business Machines Corporation Prevention of bridging between solder joints
US11264314B2 (en) 2019-09-27 2022-03-01 International Business Machines Corporation Interconnection with side connection to substrate
US11201136B2 (en) 2020-03-10 2021-12-14 International Business Machines Corporation High bandwidth module
US11222865B2 (en) * 2020-05-12 2022-01-11 Western Digital Technologies, Inc. Semiconductor device including vertical bond pads
CN112018097B (en) * 2020-09-03 2022-09-23 长江存储科技有限责任公司 Semiconductor structure and manufacturing method thereof
JP7404205B2 (en) * 2020-09-18 2023-12-25 株式会社東芝 Semiconductor devices and systems including them
US11876312B2 (en) 2020-10-02 2024-01-16 Cellink Corporation Methods and systems for terminal-free circuit connectors and flexible multilayered interconnect circuits
KR20230074582A (en) 2020-10-02 2023-05-30 셀링크 코포레이션 Forming Connections to Flexible Interconnect Circuits
US20220311103A1 (en) 2021-03-24 2022-09-29 Cellink Corporation Multilayered flexible battery interconnects and methods of fabricating thereof
WO2022198675A1 (en) * 2021-03-26 2022-09-29 华为技术有限公司 Multi-chip module and electronic device having multi-chip module
US11735529B2 (en) 2021-05-21 2023-08-22 International Business Machines Corporation Side pad anchored by next adjacent via
US11744021B2 (en) 2022-01-21 2023-08-29 Analog Devices, Inc. Electronic assembly
WO2023164486A1 (en) 2022-02-22 2023-08-31 Cellink Corporation Flexible interconnect circuits and methods of fabrication thereof
WO2023201030A2 (en) 2022-04-15 2023-10-19 Cellink Corporation Flexible interconnect circuits for battery packs

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5051865A (en) * 1985-06-17 1991-09-24 Fujitsu Limited Multi-layer semiconductor device
US5269882A (en) * 1991-01-28 1993-12-14 Sarcos Group Method and apparatus for fabrication of thin film semiconductor devices using non-planar, exposure beam lithography
US5568356A (en) * 1995-04-18 1996-10-22 Hughes Aircraft Company Stacked module assembly including electrically interconnected switching module and plural electronic modules
US5673131A (en) * 1991-12-31 1997-09-30 Sarcos Group High density, three-dimensional, intercoupled circuit structure
US5834843A (en) * 1994-06-20 1998-11-10 Fujitsu Limited Multi-chip semiconductor chip module
US6008530A (en) * 1997-05-29 1999-12-28 Nec Corporation Polyhedral IC package for making three dimensionally expandable assemblies
US6710435B2 (en) * 2001-08-09 2004-03-23 Denso Corporation Semiconductor device arrangement and method of fabricating the same
US6790704B2 (en) * 1997-12-29 2004-09-14 Intel Corporation Method for capacitively coupling electronic devices
US6841417B2 (en) * 1998-07-09 2005-01-11 Asahi Kogaku Kogyo Kabushiki Kaisha Semiconductor device and semiconductor assembly apparatus for semiconductor device

Family Cites Families (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0377360A (en) * 1989-08-18 1991-04-02 Mitsubishi Electric Corp Semiconductor device
FR2669500B1 (en) 1990-11-16 1996-06-14 Commissariat Energie Atomique HYBRID CIRCUIT FORMED BY TWO CIRCUITS WHOSE TRACKS ARE CONNECTED BY ELECTRICAL CONNECTION BALLS
US5592025A (en) 1992-08-06 1997-01-07 Motorola, Inc. Pad array semiconductor device
US5420460A (en) 1993-08-05 1995-05-30 Vlsi Technology, Inc. Thin cavity down ball grid array package based on wirebond technology
FR2709020B1 (en) * 1993-08-13 1995-09-08 Thomson Csf Method for interconnecting three-dimensional semiconductor wafers, and component resulting therefrom.
JP2980495B2 (en) * 1993-09-07 1999-11-22 株式会社東芝 Method for manufacturing semiconductor device
KR970000214B1 (en) 1993-11-18 1997-01-06 삼성전자 주식회사 Semiconductor device and method of producing the same
FR2716281B1 (en) 1994-02-14 1996-05-03 Gemplus Card Int Method of manufacturing a contactless card.
FR2723257B1 (en) 1994-07-26 1997-01-24 Sgs Thomson Microelectronics BGA INTEGRATED CIRCUIT BOX
JP3400877B2 (en) 1994-12-14 2003-04-28 三菱電機株式会社 Semiconductor device and manufacturing method thereof
US5466634A (en) * 1994-12-20 1995-11-14 International Business Machines Corporation Electronic modules with interconnected surface metallization layers and fabrication methods therefore
US5641297A (en) 1995-02-01 1997-06-24 Methode Electronics, Inc. Zero insertion force miniature grid array socket
TW373308B (en) 1995-02-24 1999-11-01 Agere Systems Inc Thin packaging of multi-chip modules with enhanced thermal/power management
US5955723A (en) 1995-05-03 1999-09-21 Siemens Aktiengesellschaft Contactless chip card
US5663530A (en) 1995-08-01 1997-09-02 Minnesota Mining And Manufacturing Company Wire bond tape ball grid array package
TW353223B (en) 1995-10-10 1999-02-21 Acc Microelectronics Corp Semiconductor board providing high signal pin utilization
US5703402A (en) 1995-11-13 1997-12-30 Acc Microelectronics Corporation Output mapping of die pad bonds in a ball grid array
US5786979A (en) * 1995-12-18 1998-07-28 Douglass; Barry G. High density inter-chip connections by electromagnetic coupling
KR100438256B1 (en) 1995-12-18 2004-08-25 마츠시타 덴끼 산교 가부시키가이샤 Semiconductor device and manufacturing method
US5854514A (en) 1996-08-05 1998-12-29 International Buisness Machines Corporation Lead-free interconnection for electronic devices
DE19632115C1 (en) 1996-08-08 1997-12-11 Siemens Ag Combination chip module for smart cards allowing both contacting- and contactless communication with external data station
ATE210864T1 (en) 1996-10-09 2001-12-15 Pav Card Gmbh METHOD AND CONNECTION ARRANGEMENT FOR PRODUCING A CHIP CARD
US5818984A (en) * 1996-11-18 1998-10-06 International Business Machines Corporation Optoelectronic interconnection of integrated circuits
DE19703990A1 (en) 1997-02-03 1998-08-06 Giesecke & Devrient Gmbh Modular electronic data carrier
KR100214562B1 (en) * 1997-03-24 1999-08-02 구본준 Stacked semiconductor chip package and making method thereof
US7336468B2 (en) * 1997-04-08 2008-02-26 X2Y Attenuators, Llc Arrangement for energy conditioning
US5790384A (en) 1997-06-26 1998-08-04 International Business Machines Corporation Bare die multiple dies for direct attach
FR2765399B1 (en) * 1997-06-27 2001-12-07 Sgs Thomson Microelectronics SEMICONDUCTOR DEVICE WITH REMOTE EXCHANGES
US5869894A (en) 1997-07-18 1999-02-09 Lucent Technologies Inc. RF IC package
CN1179295C (en) 1997-11-14 2004-12-08 凸版印刷株式会社 Composite IC module and composite IC card
US6064113A (en) 1998-01-13 2000-05-16 Lsi Logic Corporation Semiconductor device package including a substrate having bonding fingers within an electrically conductive ring surrounding a die area and a combined power and ground plane to stabilize signal path impedances
JP2000100851A (en) 1998-09-25 2000-04-07 Sony Corp Semiconductor substrate and manufacture thereof and structure and method for mounting semiconductor parts
KR100319608B1 (en) 1999-03-09 2002-01-05 김영환 A stacked semiconductor package and the fabricating method thereof
EP1041624A1 (en) * 1999-04-02 2000-10-04 Interuniversitair Microelektronica Centrum Vzw Method of transferring ultra-thin substrates and application of the method to the manufacture of a multilayer thin film device
JP3771084B2 (en) 1999-04-30 2006-04-26 Ｎｅｃエレクトロニクス株式会社 Tray for semiconductor integrated circuit device
US6150729A (en) 1999-07-01 2000-11-21 Lsi Logic Corporation Routing density enhancement for semiconductor BGA packages and printed wiring boards
JP4361670B2 (en) * 2000-08-02 2009-11-11 富士通マイクロエレクトロニクス株式会社 Semiconductor element stack, semiconductor element stack manufacturing method, and semiconductor device
US6310403B1 (en) 2000-08-31 2001-10-30 Motorola, Inc. Method of manufacturing components and component thereof
US6348740B1 (en) 2000-09-05 2002-02-19 Siliconware Precision Industries Co., Ltd. Bump structure with dopants
US6664639B2 (en) * 2000-12-22 2003-12-16 Matrix Semiconductor, Inc. Contact and via structure and method of fabrication
US20020096760A1 (en) * 2001-01-24 2002-07-25 Gregory Simelgor Side access layer for semiconductor chip or stack thereof
US6686654B2 (en) * 2001-08-31 2004-02-03 Micron Technology, Inc. Multiple chip stack structure and cooling system
US6759275B1 (en) * 2001-09-04 2004-07-06 Megic Corporation Method for making high-performance RF integrated circuits
US6885090B2 (en) * 2001-11-28 2005-04-26 North Carolina State University Inductively coupled electrical connectors
US6911664B2 (en) * 2002-04-15 2005-06-28 D-Wave Systems, Inc. Extra-substrate control system
US6831542B2 (en) * 2003-02-26 2004-12-14 International Business Machines Corporation Micro-electromechanical inductive switch
JP3891299B2 (en) * 2003-05-06 2007-03-14 セイコーエプソン株式会社 Semiconductor device manufacturing method, semiconductor device, semiconductor device, electronic device
US7253497B2 (en) * 2003-07-02 2007-08-07 Lsi Corporation Integrated circuit with inductor having horizontal magnetic flux lines
DE10351719B4 (en) * 2003-10-31 2012-05-24 Ihp Gmbh - Innovations For High Performance Microelectronics / Leibniz-Institut Für Innovative Mikroelektronik processor chip
EP1553812A3 (en) * 2003-12-11 2013-04-03 STMicroelectronics S.A. Semiconductor chip and circuit including a shielded inductance
US7453150B1 (en) * 2004-04-01 2008-11-18 Rensselaer Polytechnic Institute Three-dimensional face-to-face integration assembly
US7525199B1 (en) * 2004-05-21 2009-04-28 Sun Microsystems, Inc Packaging for proximity communication positioned integrated circuits
WO2006011960A1 (en) * 2004-06-25 2006-02-02 Sun Microsystems, Inc. Integrated circuit chip that supports through-chip electromagnetic communication
JP5024740B2 (en) * 2004-09-30 2012-09-12 学校法人慶應義塾 LSI chip testing equipment
US7535105B2 (en) * 2005-08-02 2009-05-19 International Business Machines Corporation Inter-chip ESD protection structure for high speed and high frequency devices
US7999383B2 (en) * 2006-07-21 2011-08-16 Bae Systems Information And Electronic Systems Integration Inc. High speed, high density, low power die interconnect system
WO2008111914A1 (en) * 2007-03-09 2008-09-18 Nanyang Technological University An integrated circuit structure and a method of forming the same
US20090068790A1 (en) * 2007-09-07 2009-03-12 Vertical Circuits, Inc. Electrical Interconnect Formed by Pulsed Dispense
CN103325764B (en) * 2008-03-12 2016-09-07 伊文萨思公司 Support the electrical interconnection die assemblies installed
US20100258952A1 (en) * 2009-04-08 2010-10-14 Interconnect Portfolio Llc Interconnection of IC Chips by Flex Circuit Superstructure
JP5646830B2 (en) * 2009-09-02 2014-12-24 ルネサスエレクトロニクス株式会社 Semiconductor device, method for manufacturing semiconductor device, and lead frame
US9147583B2 (en) * 2009-10-27 2015-09-29 Invensas Corporation Selective die electrical insulation by additive process
KR101717982B1 (en) * 2010-09-14 2017-03-21 삼성전자 주식회사 Semiconductor device comprising coupling conduct pattern
US8928153B2 (en) * 2011-04-21 2015-01-06 Tessera, Inc. Flip-chip, face-up and face-down centerbond memory wirebond assemblies
US9160423B2 (en) * 2013-12-12 2015-10-13 Freescale Semiconductor, Inc. Die-to-die inductive communication devices and methods
US10057976B1 (en) * 2017-08-31 2018-08-21 Xilinx, Inc. Power-ground co-reference transceiver structure to deliver ultra-low crosstalk

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5051865A (en) * 1985-06-17 1991-09-24 Fujitsu Limited Multi-layer semiconductor device
US5269882A (en) * 1991-01-28 1993-12-14 Sarcos Group Method and apparatus for fabrication of thin film semiconductor devices using non-planar, exposure beam lithography
US5673131A (en) * 1991-12-31 1997-09-30 Sarcos Group High density, three-dimensional, intercoupled circuit structure
US5834843A (en) * 1994-06-20 1998-11-10 Fujitsu Limited Multi-chip semiconductor chip module
US5568356A (en) * 1995-04-18 1996-10-22 Hughes Aircraft Company Stacked module assembly including electrically interconnected switching module and plural electronic modules
US6008530A (en) * 1997-05-29 1999-12-28 Nec Corporation Polyhedral IC package for making three dimensionally expandable assemblies
US6790704B2 (en) * 1997-12-29 2004-09-14 Intel Corporation Method for capacitively coupling electronic devices
US6841417B2 (en) * 1998-07-09 2005-01-11 Asahi Kogaku Kogyo Kabushiki Kaisha Semiconductor device and semiconductor assembly apparatus for semiconductor device
US6710435B2 (en) * 2001-08-09 2004-03-23 Denso Corporation Semiconductor device arrangement and method of fabricating the same

Also Published As

Publication number Publication date
EP2052410A4 (en) 2014-09-24
EP2052410A2 (en) 2009-04-29
US20080017971A1 (en) 2008-01-24
US20110254162A1 (en) 2011-10-20
US9917008B2 (en) 2018-03-13
US20210143060A1 (en) 2021-05-13
US9905461B2 (en) 2018-02-27
US7999383B2 (en) 2011-08-16
US9324658B2 (en) 2016-04-26
US20160218084A1 (en) 2016-07-28
US20180197772A1 (en) 2018-07-12
US8426244B2 (en) 2013-04-23
WO2008013673A2 (en) 2008-01-31
US20110256663A1 (en) 2011-10-20
US9922873B2 (en) 2018-03-20
US20130221533A1 (en) 2013-08-29
US20210143059A1 (en) 2021-05-13
US20130228938A1 (en) 2013-09-05
US9240382B2 (en) 2016-01-19
US20170033040A1 (en) 2017-02-02
US20220115268A1 (en) 2022-04-14
US20170076979A1 (en) 2017-03-16
US8426968B2 (en) 2013-04-23
US11069571B2 (en) 2021-07-20
US10872816B2 (en) 2020-12-22

Similar Documents

Publication Publication Date Title
WO2008013673A3 (en) High speed, high density, low power die interconnect system
EP1737039A3 (en) Semiconductor Package
ATE504942T1 (en) IC CHIPS USING CARBON NANOTUBE COMPOSITE CONNECTION CONTACT HOLES
WO2008100324A3 (en) Method for achieving very high bandwidth between the levels of a cache hierarchy in 3-dimensional structures, and a 3- dimensional structure resulting therefrom
TW200739815A (en) Dummy vias for damascene process
WO2010008689A3 (en) Embedded die package and process flow using a pre-molded carrier
EP1775737A4 (en) Transmission cable and process for producing same
WO2008102326A3 (en) In-grid decoupling for ball grid array (bga) devices
WO2006101768A3 (en) Method for fabricating a wafer level package having through wafer vias for external package connectivity and related structure
EP1755162A3 (en) Power semiconductor packaging method and structure
TW200621114A (en) Structure and method for embedded passive component assembly
WO2009069791A1 (en) Wiring substrate, mounting structure, and method for manufacturing the wiring substrate
WO2012074783A3 (en) Low-profile microelectronic package, method of manufacturing same, and electronic assembly containing same
WO2011044385A3 (en) Vertically stackable dies having chip identifier structures
WO2008027876A3 (en) Semiconductor devices including fine pitch arrays with staggered contacts and methods for designing and fabricating the same
WO2010096213A3 (en) Integrated circuit micro-module
WO2006138426A3 (en) Electronic chip contact structure
TW200725824A (en) A package structure with a plurality of chips stacked each other
WO2009048154A1 (en) Semiconductor device and method for designing the same
TW200644159A (en) Interconnect structures, dual damascene structures and methods for fabricating the same
TW200614886A (en) Wiring substrate and semiconductor device using the same
EP1196013A3 (en) Printed circuit board and manufacturing method of the printed circuit board
WO2008155967A1 (en) Board with built-in component and its manufacturing method
WO2009061789A3 (en) Methods of forming magnetic vias to maximize inductance in integrated circuits and structures formed thereby
WO2011056306A3 (en) Microelectronic package and method of manufacturing same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07796788

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2007796788

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: RU