WO2008049104A3 - Interface to full and reduced pin jtag devices - Google Patents

Interface to full and reduced pin jtag devices Download PDF

Info

Publication number
WO2008049104A3
WO2008049104A3 PCT/US2007/081914 US2007081914W WO2008049104A3 WO 2008049104 A3 WO2008049104 A3 WO 2008049104A3 US 2007081914 W US2007081914 W US 2007081914W WO 2008049104 A3 WO2008049104 A3 WO 2008049104A3
Authority
WO
WIPO (PCT)
Prior art keywords
interface
jtag
full
devices
reduced pin
Prior art date
Application number
PCT/US2007/081914
Other languages
French (fr)
Other versions
WO2008049104A2 (en
Inventor
Lee D Whetsel
Original Assignee
Texas Instruments Inc
Lee D Whetsel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc, Lee D Whetsel filed Critical Texas Instruments Inc
Publication of WO2008049104A2 publication Critical patent/WO2008049104A2/en
Publication of WO2008049104A3 publication Critical patent/WO2008049104A3/en

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31713—Input or output interfaces for test, e.g. test pins, buffers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/281—Specific types of tests or tests for a specific type of fault, e.g. thermal mapping, shorts testing
    • G01R31/2815—Functional tests, e.g. boundary scans, using the normal I/O contacts
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/302—Contactless testing
    • G01R31/3025—Wireless interface with the DUT
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31703—Comparison aspects, e.g. signature analysis, comparators
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31727—Clock circuits aspects, e.g. test clock circuit details, timing aspects for signal generation, circuits for testing clocks
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558—Addressing or selecting of subparts of the device under test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]

Abstract

The disclosure describes a process and apparatus for accessing devices on a substrate. The substrate may include only full pin JTAG devices (504), only reduced pin JTAG devices (506), or a mixture of both full pin and reduced pin JTAG devices. The access is accomplished using a single interface (502) between the substrate (408) and a JTAG controller (404). The access interface may be a wired interface or a wireless interface and may be used for JTAG based device testing, debugging, programming, or other type of JTAG based operation.
PCT/US2007/081914 2006-10-18 2007-10-19 Interface to full and reduced pin jtag devices WO2008049104A2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US82997906P 2006-10-18 2006-10-18
US60/829,979 2006-10-18
US11/874,594 2007-10-18
US11/874,594 US7818641B2 (en) 2006-10-18 2007-10-18 Interface to full and reduce pin JTAG devices

Publications (2)

Publication Number Publication Date
WO2008049104A2 WO2008049104A2 (en) 2008-04-24
WO2008049104A3 true WO2008049104A3 (en) 2008-06-26

Family

ID=39314860

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/081914 WO2008049104A2 (en) 2006-10-18 2007-10-19 Interface to full and reduced pin jtag devices

Country Status (2)

Country Link
US (12) US7818641B2 (en)
WO (1) WO2008049104A2 (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7003707B2 (en) 2000-04-28 2006-02-21 Texas Instruments Incorporated IC tap/scan test port access with tap lock circuitry
US7818641B2 (en) 2006-10-18 2010-10-19 Texas Instruments Incorporated Interface to full and reduce pin JTAG devices
US8294482B2 (en) 2008-03-14 2012-10-23 Apple Inc. Systems and methods for testing a peripheral interfacing with a processor according to a high-speed serial interface protocol
CN101645055B (en) * 2009-09-10 2011-09-07 成都市华为赛门铁克科技有限公司 Logic device on-line loaded method, system and processor
KR102302361B1 (en) * 2014-12-31 2021-09-15 삼성전자 주식회사 System and method for matching between application and device
EP3405804B1 (en) 2016-01-19 2021-03-24 Elmos Semiconductor SE Jtag interfaces for controlling the actuation device of lighting means or a lighting chain
DE102016100837B3 (en) * 2016-01-19 2017-03-16 Elmos Semiconductor Aktiengesellschaft Eindrahtlichtsteuerbus
DE102016123400B3 (en) 2016-01-19 2017-04-06 Elmos Semiconductor Aktiengesellschaft Single-wire light control bus with several levels
DE102016101181B3 (en) 2016-01-23 2017-03-30 Elmos Semiconductor Aktiengesellschaft Multi-level concatenated single-wire data bus for bidirectional transmission of lighting data based on the JTAG protocol
US10571518B1 (en) 2018-09-26 2020-02-25 Nxp B.V. Limited pin test interface with analog test bus
US11521122B2 (en) 2018-12-11 2022-12-06 Exxonmobil Upstream Research Company Automated seismic interpretation systems and methods for continual learning and inference of geological features
EP3734465B1 (en) 2019-04-30 2021-11-03 Nxp B.V. Data transmission code and interface

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030056154A1 (en) * 1999-10-01 2003-03-20 Edwards David Alan System and method for communicating with an integrated circuit
US20040037303A1 (en) * 2002-08-08 2004-02-26 Joshi Rakesh N. Linking addressable shadow port and protocol for serial bus networks
US20040187049A1 (en) * 2003-02-27 2004-09-23 Nptest, Inc. Very small pin count IC tester
US20040210805A1 (en) * 2003-04-17 2004-10-21 Paul Kimelman Communication interface for diagnostic circuits of an integrated circuit
US20060100810A1 (en) * 2003-02-10 2006-05-11 Koninklijke Philips Electronics N.V. Testing of integrated circuits
US20060156113A1 (en) * 2004-12-10 2006-07-13 Whetsel Lee D Reduced signaling interface method & apparatus
US20060179374A1 (en) * 2005-02-08 2006-08-10 Gayle Noble Wireless hardware debugging
US20060212760A1 (en) * 2005-03-21 2006-09-21 Texas Instruments Incorporated System and method for sharing a communications link between multiple communications protocols

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6704895B1 (en) * 1987-06-02 2004-03-09 Texas Instruments Incorporated Integrated circuit with emulation register in JTAG JAP
US5887001A (en) * 1995-12-13 1999-03-23 Bull Hn Information Systems Inc. Boundary scan architecture analog extension with direct connections
US5898859A (en) * 1996-10-01 1999-04-27 Intel Corporation Address shadow feature and methods of using the same
US6052808A (en) * 1997-10-31 2000-04-18 University Of Kentucky Research Foundation Maintenance registers with Boundary Scan interface
US6425100B1 (en) * 1998-04-24 2002-07-23 Texas Instruments Incorporated Snoopy test access port architecture for electronic circuits including embedded core with built-in test access port
US6966021B2 (en) * 1998-06-16 2005-11-15 Janusz Rajski Method and apparatus for at-speed testing of digital circuits
US6684362B1 (en) * 1999-02-18 2004-01-27 International Business Machines Corporation Method and apparatus for connecting manufacturing test interface to a global serial bus including an I2 c bus
US6385749B1 (en) * 1999-04-01 2002-05-07 Koninklijke Philips Electronics N.V. (Kpenv) Method and arrangement for controlling multiple test access port control modules
US6418545B1 (en) * 1999-06-04 2002-07-09 Koninklijke Philips Electronics N.V. System and method to reduce scan test pins on an integrated circuit
US6601189B1 (en) * 1999-10-01 2003-07-29 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6539507B1 (en) * 1999-11-10 2003-03-25 Agilent Technologies, Inc. Integrated circuit with alternately selectable state evaluation provisions
US6813739B1 (en) * 2000-04-04 2004-11-02 Silicon Graphics, Inc. Scan interface chip (SIC) system and method for scan testing electronic systems
US6760876B1 (en) * 2000-04-04 2004-07-06 Silicon Graphics, Inc. Scan interface chip (SIC) system and method for scan testing electronic systems
US6754863B1 (en) * 2000-04-04 2004-06-22 Silicon Graphics, Inc. Scan interface chip (SIC) system and method for scan testing electronic systems
US6470485B1 (en) * 2000-10-18 2002-10-22 Lattice Semiconductor Corporation Scalable and parallel processing methods and structures for testing configurable interconnect network in FPGA device
US7139947B2 (en) * 2000-12-22 2006-11-21 Intel Corporation Test access port
US6934898B1 (en) * 2001-11-30 2005-08-23 Koninklijke Philips Electronics N.V. Test circuit topology reconfiguration and utilization techniques
US7487419B2 (en) * 2005-06-15 2009-02-03 Nilanjan Mukherjee Reduced-pin-count-testing architectures for applying test patterns
US7818641B2 (en) * 2006-10-18 2010-10-19 Texas Instruments Incorporated Interface to full and reduce pin JTAG devices

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030056154A1 (en) * 1999-10-01 2003-03-20 Edwards David Alan System and method for communicating with an integrated circuit
US20040037303A1 (en) * 2002-08-08 2004-02-26 Joshi Rakesh N. Linking addressable shadow port and protocol for serial bus networks
US20060100810A1 (en) * 2003-02-10 2006-05-11 Koninklijke Philips Electronics N.V. Testing of integrated circuits
US20040187049A1 (en) * 2003-02-27 2004-09-23 Nptest, Inc. Very small pin count IC tester
US20040210805A1 (en) * 2003-04-17 2004-10-21 Paul Kimelman Communication interface for diagnostic circuits of an integrated circuit
US20060156113A1 (en) * 2004-12-10 2006-07-13 Whetsel Lee D Reduced signaling interface method & apparatus
US20060179374A1 (en) * 2005-02-08 2006-08-10 Gayle Noble Wireless hardware debugging
US20060212760A1 (en) * 2005-03-21 2006-09-21 Texas Instruments Incorporated System and method for sharing a communications link between multiple communications protocols

Also Published As

Publication number Publication date
US20110010594A1 (en) 2011-01-13
US9372230B2 (en) 2016-06-21
US11085963B2 (en) 2021-08-10
US20180328989A1 (en) 2018-11-15
US7818641B2 (en) 2010-10-19
US20170192058A1 (en) 2017-07-06
US20230251309A1 (en) 2023-08-10
US20120246530A1 (en) 2012-09-27
US8225157B2 (en) 2012-07-17
US20150338462A1 (en) 2015-11-26
US10459028B2 (en) 2019-10-29
WO2008049104A2 (en) 2008-04-24
US20210333325A1 (en) 2021-10-28
US7945832B2 (en) 2011-05-17
US20140351665A1 (en) 2014-11-27
US8839060B2 (en) 2014-09-16
US20190391205A1 (en) 2019-12-26
US11630151B2 (en) 2023-04-18
US9645198B2 (en) 2017-05-09
US10054633B2 (en) 2018-08-21
US9128152B2 (en) 2015-09-08
US20110185242A1 (en) 2011-07-28
US20080255791A1 (en) 2008-10-16
US20160259003A1 (en) 2016-09-08

Similar Documents

Publication Publication Date Title
WO2008049104A3 (en) Interface to full and reduced pin jtag devices
WO2007103591A3 (en) Method and apparatus for testing a data processing system
SG111154A1 (en) Test structures for on-chip real-time reliability testing
TW200735246A (en) Test handler and operation method thereof
TW200623780A (en) Integrated circuit and a method for secure testing
EP1769257A4 (en) Increase productivity at wafer test using probe retest data analysis
WO2007134255A3 (en) Stage cementing methods used in casing while drilling
EP1732120A4 (en) Probe apparatus, wafer inspecting apparatus provided with the probe apparatus and wafer inspecting method
NO20062653L (en) A method for monitoring the health of a choke used in wellbore operations
ATE467401T1 (en) DEVICE FOR MIXING AND DISPENSING BONE CEMENT
WO2006051321A3 (en) Apparatus and method for use in a well bore
AU2003233659A1 (en) Probe for testing a device under test
DE602005023282D1 (en) END DEVICE FOR UPDATING A COMPUTER PROGRAM AND UPDATE PROCESS
EP1862872B8 (en) Electronic device and display control method
WO2007090672A3 (en) Method and device for the fully automatic final inspection of components and/or their functional units
WO2008033971A3 (en) Device test and debug using power and ground terminals
TW200734665A (en) Electronic component testing apparatus and electronic component testing method
WO2008051911A3 (en) Apparatus for positioning a device
WO2004027623A3 (en) Bi-directional probing of software
NO20090384L (en) Method and apparatus for formation testing
WO2003089941A3 (en) Semiconductor test system with easily changed interface unit
WO2008126471A1 (en) Semiconductor integrated circuit and its testing method
WO2007027758A3 (en) Functional cells for automated i/o timing characterization of an integrated circuit
WO2006123294A3 (en) Apparatus and method to enhance navigation in a user interface for mobile devices
WO2008141062A3 (en) Test access port with address and commmand capability

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07868511

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07868511

Country of ref document: EP

Kind code of ref document: A2