WO2009021878A2 - Avoiding failure of an initial program load in a logical partition of a data storage system - Google Patents

Avoiding failure of an initial program load in a logical partition of a data storage system Download PDF

Info

Publication number
WO2009021878A2
WO2009021878A2 PCT/EP2008/060283 EP2008060283W WO2009021878A2 WO 2009021878 A2 WO2009021878 A2 WO 2009021878A2 EP 2008060283 W EP2008060283 W EP 2008060283W WO 2009021878 A2 WO2009021878 A2 WO 2009021878A2
Authority
WO
WIPO (PCT)
Prior art keywords
lpar
ipl
data structure
address
command
Prior art date
Application number
PCT/EP2008/060283
Other languages
French (fr)
Other versions
WO2009021878A3 (en
Inventor
Brian Clark
Juan Coronado
Beth Peterson
Original Assignee
International Business Machines Corporation
Ibm United Kingdom Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corporation, Ibm United Kingdom Limited filed Critical International Business Machines Corporation
Priority to JP2010520532A priority Critical patent/JP4675434B2/en
Priority to CN2008801011256A priority patent/CN101765829B/en
Priority to EP08786891.5A priority patent/EP2188718B1/en
Priority to KR1020107002191A priority patent/KR101137085B1/en
Publication of WO2009021878A2 publication Critical patent/WO2009021878A2/en
Publication of WO2009021878A3 publication Critical patent/WO2009021878A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0632—Configuration or reconfiguration of storage systems by initialisation or re-initialisation of storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/004—Error avoidance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0614—Improving the reliability of storage systems
    • G06F3/0617—Improving the reliability of storage systems in relation to availability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/067—Distributed or networked storage systems, e.g. storage area networks [SAN], network attached storage [NAS]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G06F9/5077—Logical partitioning of resources; Management or configuration of virtualized resources

Definitions

  • the present invention relates generally to data storage systems and, in particular, to initial program load operations in a logical partition of a data storage system.
  • a data storage system typically includes one or more storage controllers coupled to one or more data storage devices, such as hard disk drives (HDDs).
  • the controller receives read and write requests from one or more hosts, processes the requests and, in response reads the requested data from or writes (records) data to the storage device.
  • Larger storage systems enable one physical host to be divided into one or more logical partitions (LPARs) which operate as separate, virtual computers.
  • LPARs may also run under different operating systems and may execute different application programs.
  • IPL initial program load
  • logical paths are established between the host and the storage controller, enabling the two to communicate with each other.
  • WWNN are used to enable links between the communicating devices.
  • another LPAR may decide to change the state of peer-to-peer remote copy (PPRC) devices, such as from 'PPRC Full Duplex' to 'PPRC Suspended,' using a 'Freeze' command from the host to the storage controller.
  • PPRC peer-to-peer remote copy
  • the storage controller When the 'Freeze' command is executed, the storage controller sends a pack change or state change interrupt for all devices in a PPRC relationship and to all known paths and path groups.
  • the interrupt may be received by an LPAR which is undergoing an IPL. Should this occur, the LPAR is forced to disrupt the IPL and contend with the pack change interrupt and the ensuing validation and query commands. Because the pack change interrupt is sent one per path for each device that changed state from 'PPRC Full Duplex' to 'PPRC Suspended,' the large number of pack changes and required command processing can cause the IPL of the LPAR to take a very long time to complete. In some cases, the IPL may fail.
  • the present invention reduces the performance impact on an LPAR IPL and reduces the risk of IPL failure due to contending with pack change or state change interrupts received during an IPL.
  • An initial program load (IPL) of a logical partition (LPAR) is managed by establishing a logical path to the LPAR from a storage controller. When a notice is received by the storage controller from the LPAR that the IPL has commenced, the address of the
  • LPAR is stored in a data structure. Subsequently, after the storage controller initiates a pack change state interrupt, the stored address is compared with the addresses in a list of all LPARs to which the pack change state interrupt is directed. If the list of addresses includes the stored address, the stored address is removed from the list. Thus, the pack change state interrupt is transmitted only to the addresses in the list, leaving the LPAR to complete the
  • the storage controller receives a notice from the LPAR that the IPL has completed, the address of the LPAR is removed from the data structure.
  • the present invention provides a storage controller comprising a first data structure for storing an address of a first of a plurality of LPARs upon receipt of a first notice from the first LPAR that an IPL of the first LPAR has commenced and a second data structure for storing addresses of all LPARS to which a newly initiated pack change state interrupt is directed.
  • the storage controller further comprises a processor and a memory for storing computer-readable code executable by the processor.
  • the code comprises instructions for comparing the address in the first data structure with the addresses in the second data structure, removing the address of the first LPAR from the second data structure if the second data structure includes the address of the first LPAR, transmitting the pack change state interrupt to only the addresses remaining in the second data structure, and removing the address of the first LPAR from the first data structure upon receipt of receiving a second notice from the first LPAR that the IPL of the first LPAR has completed.
  • FIG. 1 is a block diagram of a data processing system in which the present invention may be implemented
  • FIG. 2 is a flowchart of one aspect of a method of the present invention.
  • FIGs. 3, 4, 5 are a flowcharts of further aspects of a method of the present invention.
  • FIG. 1 is a block diagram of a data processing system 100 in which the present invention may be implemented.
  • the system 100 includes one or more hosts, collectively represented by a host 110, one or more storage controllers, collectively represented by a storage controller 120, and one or more storage devices, collectively represented by the storage device 140.
  • the storage device 140 may be any type of storage device, such as hard disk drives, or a combination of devices.
  • the host 110 includes a memory 112 for storing computer-readable code containing program instructions and a processor 114 which executes the instructions stored in the memory 112.
  • the host 110 can create multiple logical partitions (LPARs), two of which are illustrated in FIG. 1 as 116a and 116b. Each LPAR is logical partitions (LPARs), two of which are illustrated in FIG. 1 as 116a and 116b. Each LPAR is logical partitions (LPARs), two of which are illustrated in FIG. 1 as 116a and 116b. Each LPAR is logical partitions (LPAR
  • 116a, 116b is capable of running one or more applications 118a, 118b, respectively.
  • the storage controller 120 includes a memory 122 for storing computer-readable code containing program instructions and a processor 124 which executes the instructions stored in the memory 122.
  • the storage controller also includes host adapters or interfaces, represented by a host adapter 126, through which communications with the host 110 pass, and device adapters or interfaces, represented by a device adapter 128, through which communications with the storage device 140 pass.
  • the storage controller 120 further includes two data structures 130, 132. Either or both of the data structures 130, 132 may be stored in the memory 122 or may be stored in other memory. A method of the present invention will now be described with reference to the flowcharts of FIGs. 2-5.
  • the method may be executed by the processors 114, 124 from program instructions stored in the memory devices 112, 122, may performed by hardware, such as ASICs in the host 110 and storage controller 120, or by any combination.
  • An LPAR 116a begins an initial program load (step 200) and establishes a communications path with the storage controller 120 (step 202). The LPAR 116a then transmits a command to the storage controller 120 (step 204) notifying the storage controller 120 that an IPL is underway.
  • the command may be a single command having two states, such as an IPL indicator with "set” and "reset” states. Alternatively, the command may be one of two separate commands, the second having an "IPL Complete" indicator as described below.
  • the command whether a single command or one of two commands, can be part of new orders of the existing defined system operation (DSO) command or new z/Os command(s) that are allowed through most exception conditions, such as "Reserve”, “Long Busy,” etc.
  • DSO system operation
  • step 206 the storage controller 120 receives the command from the
  • the LPAR 116a (step 300) and stores the address or other identity of the LPAR 116a in a data structure 130 (step 302).
  • the data structure 130 is sufficiently large to store the addresses of more than one LPAR which are undergoing an IPL.
  • the address of the LPAR comprises the worldwide network node number (WWNN) of the LPAR 116a.
  • WWPN worldwide port number
  • the data structure 130 may be a register, a location in the memory 122, a lookup table or any other structure associated with the storage controller 120 capable of storing the identity of the LPAR 116a.
  • the storage controller 120 When the storage controller 120 initiates a pack change state interrupt (FIG. 4, step 404), it generates a list of the addresses, such as the WWNNs, of all devices in a PPRC relationship and to all known paths and path groups (step 406).
  • the list may be stored in a second data structure 132.
  • the second data structure 132 may be a register, a location in the memory 122, a lookup table or any other structure associated with the storage controller 120 capable of storing the addresses of recipients of the pack change state interrupt.
  • the storage controller 120 instead of then queuing the addresses, the storage controller 120 first compares any address(s) in the first data structure identifying LPARs which are undergoing an IPL (step 408).
  • the storage controller 120 queues the addresses remaining in the 132 list and sends the pack change state interrupt to only those addresses (step 412). Thus, the LPAR 116a and any other LPAR undergoing an IPL will not have to contend with such an interrupt.
  • the LPAR 116a sends a command to the storage controller (step 210) indicating that the IPL is complete.
  • the storage controller 120 receives the command (step 514).
  • the command be the second state of the original command or may be a separate command.
  • the storage controller 120 removes the address of the LPAR 116a from the first data structure 130 (step 516), allowing the LPAR 116a to receive subsequent pack change state interrupts.
  • a computer program product containing instructions for managing an initial program load (IPL) of a logical partition (LPAR) established in a host or a method for deploying computing infrastructure comprising integrating computer readable code into a computing system for managing an initial program load (IPL) of a logical partition (LPAR) established in a host.

Abstract

An initial program load (IPL) of a logical partition (LPAR) is managed by establishing a logical path to the LPAR from a storage controller.When a notice is received by the storage controller from the LPAR that the IPL has commenced, the LPAR address is stored in a data structure. After the storage controller initiates a pack change state interrupt, the stored address is compared with the addresses in a list of all LPARS to which the interrupt is directed. If the list of addresses includes the stored address, the stored address is removed from the list. Thus, the pack change state interrupt is transmitted only to the addresses in the list, leaving the LPAR to complete the IPL without interruption. After the storage controller receives a notice from the LPAR that the IPL has completed, the address of the LPAR is removed from the data structure.

Description

AVOIDING FAILURE OF AN INITIAL PROGRAM LOAD IN A LOGICAL PARTITION OF A DATA STORAGE SYSTEM
TECHNICAL FIELD
The present invention relates generally to data storage systems and, in particular, to initial program load operations in a logical partition of a data storage system.
BACKGROUND ART
A data storage system typically includes one or more storage controllers coupled to one or more data storage devices, such as hard disk drives (HDDs). The controller receives read and write requests from one or more hosts, processes the requests and, in response reads the requested data from or writes (records) data to the storage device. Larger storage systems enable one physical host to be divided into one or more logical partitions (LPARs) which operate as separate, virtual computers. The LPARs may also run under different operating systems and may execute different application programs. During the initial program load (IPL) of the LPAR, logical paths are established between the host and the storage controller, enabling the two to communicate with each other. Worldwide network node numbers
(WWNN) are used to enable links between the communicating devices.
During the IPL of one LPAR, another LPAR may decide to change the state of peer-to-peer remote copy (PPRC) devices, such as from 'PPRC Full Duplex' to 'PPRC Suspended,' using a 'Freeze' command from the host to the storage controller.
When the 'Freeze' command is executed, the storage controller sends a pack change or state change interrupt for all devices in a PPRC relationship and to all known paths and path groups. The interrupt may be received by an LPAR which is undergoing an IPL. Should this occur, the LPAR is forced to disrupt the IPL and contend with the pack change interrupt and the ensuing validation and query commands. Because the pack change interrupt is sent one per path for each device that changed state from 'PPRC Full Duplex' to 'PPRC Suspended,' the large number of pack changes and required command processing can cause the IPL of the LPAR to take a very long time to complete. In some cases, the IPL may fail.
SUMMARY OF THE INVENTION
The present invention reduces the performance impact on an LPAR IPL and reduces the risk of IPL failure due to contending with pack change or state change interrupts received during an IPL. An initial program load (IPL) of a logical partition (LPAR) is managed by establishing a logical path to the LPAR from a storage controller. When a notice is received by the storage controller from the LPAR that the IPL has commenced, the address of the
LPAR is stored in a data structure. Subsequently, after the storage controller initiates a pack change state interrupt, the stored address is compared with the addresses in a list of all LPARs to which the pack change state interrupt is directed. If the list of addresses includes the stored address, the stored address is removed from the list. Thus, the pack change state interrupt is transmitted only to the addresses in the list, leaving the LPAR to complete the
IPL without interruption. After the storage controller receives a notice from the LPAR that the IPL has completed, the address of the LPAR is removed from the data structure.
The present invention provides a storage controller comprising a first data structure for storing an address of a first of a plurality of LPARs upon receipt of a first notice from the first LPAR that an IPL of the first LPAR has commenced and a second data structure for storing addresses of all LPARS to which a newly initiated pack change state interrupt is directed. The storage controller further comprises a processor and a memory for storing computer-readable code executable by the processor. The code comprises instructions for comparing the address in the first data structure with the addresses in the second data structure, removing the address of the first LPAR from the second data structure if the second data structure includes the address of the first LPAR, transmitting the pack change state interrupt to only the addresses remaining in the second data structure, and removing the address of the first LPAR from the first data structure upon receipt of receiving a second notice from the first LPAR that the IPL of the first LPAR has completed. BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of a data processing system in which the present invention may be implemented;
FIG. 2 is a flowchart of one aspect of a method of the present invention; and
FIGs. 3, 4, 5 are a flowcharts of further aspects of a method of the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
FIG. 1 is a block diagram of a data processing system 100 in which the present invention may be implemented. The system 100 includes one or more hosts, collectively represented by a host 110, one or more storage controllers, collectively represented by a storage controller 120, and one or more storage devices, collectively represented by the storage device 140. The storage device 140 may be any type of storage device, such as hard disk drives, or a combination of devices. The host 110 includes a memory 112 for storing computer-readable code containing program instructions and a processor 114 which executes the instructions stored in the memory 112. The host 110 can create multiple logical partitions (LPARs), two of which are illustrated in FIG. 1 as 116a and 116b. Each LPAR
116a, 116b is capable of running one or more applications 118a, 118b, respectively.
The storage controller 120 includes a memory 122 for storing computer-readable code containing program instructions and a processor 124 which executes the instructions stored in the memory 122. The storage controller also includes host adapters or interfaces, represented by a host adapter 126, through which communications with the host 110 pass, and device adapters or interfaces, represented by a device adapter 128, through which communications with the storage device 140 pass. The storage controller 120 further includes two data structures 130, 132. Either or both of the data structures 130, 132 may be stored in the memory 122 or may be stored in other memory. A method of the present invention will now be described with reference to the flowcharts of FIGs. 2-5. The method may be executed by the processors 114, 124 from program instructions stored in the memory devices 112, 122, may performed by hardware, such as ASICs in the host 110 and storage controller 120, or by any combination. An LPAR 116a begins an initial program load (step 200) and establishes a communications path with the storage controller 120 (step 202). The LPAR 116a then transmits a command to the storage controller 120 (step 204) notifying the storage controller 120 that an IPL is underway. The command may be a single command having two states, such as an IPL indicator with "set" and "reset" states. Alternatively, the command may be one of two separate commands, the second having an "IPL Complete" indicator as described below. The command, whether a single command or one of two commands, can be part of new orders of the existing defined system operation (DSO) command or new z/Os command(s) that are allowed through most exception conditions, such as "Reserve", "Long Busy," etc.
Turning now to FIG. 3 (step 206), the storage controller 120 receives the command from the
LPAR 116a (step 300) and stores the address or other identity of the LPAR 116a in a data structure 130 (step 302). Preferably, the data structure 130 is sufficiently large to store the addresses of more than one LPAR which are undergoing an IPL. Also preferably, the address of the LPAR comprises the worldwide network node number (WWNN) of the LPAR 116a. By contrast, a worldwide port number (WWPN) only identifies a host adapter port which is not sufficiently specific of the present invention. The data structure 130 may be a register, a location in the memory 122, a lookup table or any other structure associated with the storage controller 120 capable of storing the identity of the LPAR 116a.
When the storage controller 120 initiates a pack change state interrupt (FIG. 4, step 404), it generates a list of the addresses, such as the WWNNs, of all devices in a PPRC relationship and to all known paths and path groups (step 406). The list may be stored in a second data structure 132. As with the first data structure 130, the second data structure 132 may be a register, a location in the memory 122, a lookup table or any other structure associated with the storage controller 120 capable of storing the addresses of recipients of the pack change state interrupt. Instead of then queuing the addresses, the storage controller 120 first compares any address(s) in the first data structure identifying LPARs which are undergoing an IPL (step 408). If the address of the LPAR 116a is found in the data structure list 132, the address is removed from the list (step 410). Next, or if the address of the LPAR 116a is not found in the list 132, the storage controller 120 queues the addresses remaining in the 132 list and sends the pack change state interrupt to only those addresses (step 412). Thus, the LPAR 116a and any other LPAR undergoing an IPL will not have to contend with such an interrupt.
When the IPL of the LPAR 116a is completed (step 208, FIG. 2), the LPAR 116a sends a command to the storage controller (step 210) indicating that the IPL is complete. Moving to FIG. 5 (step 212), the storage controller 120 receives the command (step 514). As described above, the command be the second state of the original command or may be a separate command. When the storage controller 120 has received the second command from the LPAR 116a, it removes the address of the LPAR 116a from the first data structure 130 (step 516), allowing the LPAR 116a to receive subsequent pack change state interrupts.
It is important to note that while the present invention has been described in the context of a fully functioning data processing system, those of ordinary skill in the art will appreciate that the processes of the present invention are capable of being distributed in the form of a computer readable medium of instructions and a variety of forms and that the present invention applies regardless of the particular type of signal bearing media actually used to carry out the distribution. Examples of computer readable media include recordable-type media such as a floppy disk, a hard disk drive, a RAM, and CD-ROMs and transmission- type media such as digital and analog communication links.
The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated. Moreover, although described above with respect to methods and systems, the need in the art may also be met with a computer program product containing instructions for managing an initial program load (IPL) of a logical partition (LPAR) established in a host or a method for deploying computing infrastructure comprising integrating computer readable code into a computing system for managing an initial program load (IPL) of a logical partition (LPAR) established in a host.

Claims

1. A storage controller, comprising: a first data structure for storing an address of a first of a plurality of Logical partitions (LPARs) upon receipt of a first notice from the first LPAR that an initial program load (IPL) of the first LPAR has commenced; a second data structure for storing addresses of all LPARS to which a newly initiated pack change state interrupt is directed; a processor; and a memory for storing computer-readable code executable by the processor, the code comprising instructions for: comparing the address in the first data structure with the addresses in the second data structure; removing the address of the first LPAR from the second data structure if the second data structure includes the address of the first LPAR; transmitting the pack change state interrupt to only the addresses remaining in the second data structure; and removing the address of the first LPAR from the first data structure upon receipt of receiving a second notice from the first LPAR that the IPL of the first LPAR has completed.
2. The storage controller of claim 1, wherein the first data structure comprises memory for storing a worldwide network node number of the LPAR.
3. The storage controller of claim 1 or 2, wherein the first and second notices from the first LPAR comprise a single command with an IPL indicator, the IPL indicator having first and second states.
4. The storage controller of claim 3, wherein the single command comprises a defined subsystem operation command.
5. The storage controller of any one of claims 1 to 4, wherein the first notice from the first LPAR comprises a first command and the second notice from the first LPAR comprises a second command.
6. The storage controller of claim 5, wherein the first and second commands each comprise a defined subsystem operation command.
7. A computer program product of a computer readable medium usable with a programmable computer, the computer program product having computer-readable code embodied therein for managing an initial program load (IPL) of a logical partition (LPAR) established in a host, the computer-readable code comprising instructions for: establishing a logical path to an LPAR; receiving a first notice from the LPAR that an IPL of the LPAR has commenced; storing the address of the LPAR in a data structure indicating active IPL processing; initiating a pack change state interrupt; comparing the stored address with the addresses in a list of all LPARS to which the pack change state interrupt is directed; if the list of addresses includes the stored address, removing the stored address from the list; transmitting the pack change state interrupt to only the addresses in the list; receiving a second notice from the LPAR that the IPL of the LPAR has completed; and removing the address of the LPAR from the data structure.
8. The computer program product of claim 7, wherein the instructions for storing the address in the data structure comprise instructions for storing a worldwide network node number of the LPAR in the data structure.
9. The computer program product of claim 7 or 8, wherein the first and second notices from the LPAR comprise a single command with an IPL indicator, the IPL indicator having first and second states.
10. The computer program product of claim 9, wherein the single command comprises a defined subsystem operation command.
11. The computer program product of any one of claims 7 to 10, wherein the first notice from the LPAR comprises a first command and the second notice from the LPAR comprises a second command.
12. The computer program product of claim 11, wherein the first and second commands each comprise a defined subsystem operation command.
13. A storage controller, comprising: an interface through which a path is established with a logical partition (LPAR) in a host; a data structure; a processor; and a memory for storing computer-readable code executable by the processor, the code comprising instructions for: receiving a first defined subsystem operation command through the interface from the LPAR that an IPL of the LPAR has commenced; storing a worldwide network node number (WWNN) of the LPAR in the data structure indicating active IPL processing; initiating a pack change state interrupt; comparing the stored WWNN with WWNNs in a list of all LPARS to which the pack change state interrupt is directed; removing the stored WWNN from the list if the list of WWNNs includes the stored
WWNN ; transmitting the pack change state interrupt to only the WWNN s in the list; receiving a second defined subsystem operation command from the LPAR that the IPL of the LPAR has completed; and removing the WWNN of the LPAR from the data structure.
14. The storage controller of claim 13, wherein the first and second notices from the LPAR comprise a single command with an IPL indicator, the IPL indicator having first and second states.
15. The storage controller of claim 13 or 14, wherein the first notice from the LPAR comprises a first command and the second notice from the LPAR comprises a second command.
PCT/EP2008/060283 2007-08-13 2008-08-05 Avoiding failure of an initial program load in a logical partition of a data storage system WO2009021878A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2010520532A JP4675434B2 (en) 2007-08-13 2008-08-05 Storage controller
CN2008801011256A CN101765829B (en) 2007-08-13 2008-08-05 Method and system for managing an initial program load in a logical partition of a data storage system
EP08786891.5A EP2188718B1 (en) 2007-08-13 2008-08-05 Avoiding failure of an initial program load in a logical partition of a data storage system
KR1020107002191A KR101137085B1 (en) 2007-08-13 2008-08-05 Managing of an initial program load in a logical partition of data storage system, a storage controller, and a computer readable storage medium

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/837,864 2007-08-13
US11/837,864 US7853757B2 (en) 2007-08-13 2007-08-13 Avoiding failure of an initial program load in a logical partition of a data storage system

Publications (2)

Publication Number Publication Date
WO2009021878A2 true WO2009021878A2 (en) 2009-02-19
WO2009021878A3 WO2009021878A3 (en) 2009-09-11

Family

ID=40251784

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2008/060283 WO2009021878A2 (en) 2007-08-13 2008-08-05 Avoiding failure of an initial program load in a logical partition of a data storage system

Country Status (6)

Country Link
US (1) US7853757B2 (en)
EP (1) EP2188718B1 (en)
JP (1) JP4675434B2 (en)
KR (1) KR101137085B1 (en)
CN (1) CN101765829B (en)
WO (1) WO2009021878A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101654986B1 (en) 2014-10-31 2016-09-06 농협은행(주) Method and system for performing automatic procedure of inspecting server, and device thereof
KR101654984B1 (en) 2014-10-31 2016-09-22 농협은행(주) Method and system for performing automatic procedure of activating and deactivating server, and device thereof
KR101654985B1 (en) 2014-10-31 2016-09-06 농협은행(주) Method and system for performing automatic procedure of control incident, and device thereof
KR101654987B1 (en) 2014-10-31 2016-09-06 농협은행(주) Method and system for performing automatic procedure of inspecting security vulnerability, and device thereof
KR102454164B1 (en) 2022-07-18 2022-10-12 성다일 Server Equipment Maintenance Method

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5257379A (en) 1991-09-04 1993-10-26 International Business Machines Corporation Establishing synchronization of hardware and software I/O configuration definitions
US7376948B2 (en) * 2003-04-24 2008-05-20 International Business Machines Corporation Selective generation of an asynchronous notification for a partition management operation in a logically-partitioned computer
US7177961B2 (en) 2003-05-12 2007-02-13 International Business Machines Corporation Managing access, by operating system images of a computing environment, of input/output resources of the computing environment
US20050080982A1 (en) * 2003-08-20 2005-04-14 Vasilevsky Alexander D. Virtual host bus adapter and method
JP2007510198A (en) 2003-10-08 2007-04-19 ユニシス コーポレーション Paravirtualization of computer systems using hypervisors implemented in host system partitions
US7146482B2 (en) 2003-11-25 2006-12-05 International Business Machines Corporation Memory mapped input/output emulation
US7162560B2 (en) 2003-12-31 2007-01-09 Intel Corporation Partitionable multiprocessor system having programmable interrupt controllers
JP4333370B2 (en) 2004-01-08 2009-09-16 株式会社日立製作所 Data processing system
US7409519B2 (en) * 2004-11-12 2008-08-05 International Business Machines Corporation Synchronizing logical systems
US7574537B2 (en) * 2005-02-03 2009-08-11 International Business Machines Corporation Method, apparatus, and computer program product for migrating data pages by disabling selected DMA operations in a physical I/O adapter
US8583770B2 (en) 2005-02-16 2013-11-12 Red Hat, Inc. System and method for creating and managing virtual services

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
RESEARCH DISCLOSURE, vol. 447, no. 151, July 2001 (2001-07-01)

Also Published As

Publication number Publication date
KR20100040899A (en) 2010-04-21
US7853757B2 (en) 2010-12-14
CN101765829B (en) 2013-04-17
KR101137085B1 (en) 2012-04-19
JP4675434B2 (en) 2011-04-20
EP2188718B1 (en) 2013-05-22
WO2009021878A3 (en) 2009-09-11
JP2010536106A (en) 2010-11-25
US20090049227A1 (en) 2009-02-19
EP2188718A2 (en) 2010-05-26
CN101765829A (en) 2010-06-30

Similar Documents

Publication Publication Date Title
US8898385B2 (en) Methods and structure for load balancing of background tasks between storage controllers in a clustered storage environment
US20160342357A1 (en) Management of pinned storage in flash based on flash-to-disk capacity ratio
US20150293708A1 (en) Connectivity-Aware Storage Controller Load Balancing
US20110246720A1 (en) Storage system with multiple controllers
JP2005216151A (en) Resource operation management system and resource operation management method
US9928185B2 (en) Information processing apparatus and computer-readable recording medium having program recorded therein
TW200925878A (en) System and method for management of an IOV adapter through a virtual intermediary in an IOV management partition
US10318393B2 (en) Hyperconverged infrastructure supporting storage and compute capabilities
JP2010271808A (en) Storage device and data copying method
JP2007304794A (en) Storage system and storage control method in storage system
EP2188718B1 (en) Avoiding failure of an initial program load in a logical partition of a data storage system
US11106557B2 (en) Persistence points based coverage mechanism for flow testing in high-performance storage systems
US10241950B2 (en) Multipath I/O proxy device-specific module
US8819481B2 (en) Managing storage providers in a clustered appliance environment
US8473643B2 (en) Method and apparatus of tier storage management awareness networking
US10579275B2 (en) Storage system and storage control method
US7853758B2 (en) Avoiding failure of an initial program load in a logical partition of a data storage system
US20160070478A1 (en) Storage control device and storage control method
US8352960B2 (en) Limiting receipt of unsolicited events by a logical partition in a data storage system
US7370157B2 (en) Systems and methods of sharing removable media storage devices in multi-partitioned systems
US20230221890A1 (en) Concurrent handling of multiple asynchronous events in a storage system
US11418594B1 (en) Multi-path layer configured to provide link availability information to storage system for load rebalancing
EP3326062B1 (en) Mitigation of the impact of intermittent unavailability of remote storage on virtual machines
CN117453242A (en) Application updating method of virtual machine, computing equipment and computing system
US20090049456A1 (en) Limiting receipt of unsolicited events by a logical partition in a data storage system

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880101125.6

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08786891

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2010520532

Country of ref document: JP

ENP Entry into the national phase

Ref document number: 20107002191

Country of ref document: KR

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2008786891

Country of ref document: EP