WO2009075913A1 - Interrupt controller for invoking service routines with associated priorities - Google Patents
Interrupt controller for invoking service routines with associated priorities Download PDFInfo
- Publication number
- WO2009075913A1 WO2009075913A1 PCT/US2008/069576 US2008069576W WO2009075913A1 WO 2009075913 A1 WO2009075913 A1 WO 2009075913A1 US 2008069576 W US2008069576 W US 2008069576W WO 2009075913 A1 WO2009075913 A1 WO 2009075913A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- processors
- interrupt
- priority
- service
- processor
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Abstract
An interrupt controller efficiently manages execution of tasks by a multiprocessor computing system. The interrupt controller (202) has inputs (234) for receiving service requests for invoking service routines. The service routines have higher priorities than the tasks executed on the processors. Associated with each processor (212, 214, 216) is a register (232, 236, 242) for storing the priority of the task executing on the processor. A comparator (244) coupled to the processors determines the processor executing the task having a lower priority among the priorities of the tasks executing on the processors. For each service request received, a distributor (246) generates an interrupt request for invoking the service routine of the service request on the processor with the lower priority. The register with the lower priority is set to the higher priority of the service routine in response to the interrupt request. For each processor, the interrupt controller has an output (248) for transmitting the interrupt request to the processor.
Description
INTERRUPT CONTROLLER FOR INVOKING SERVICE ROUTINES WITH
ASSOCIATED PRIORITIES
FIELD OF THE INVENTION The present invention generally relates to priority interrupt controllers, and more particularly to priority interrupt controllers in multiprocessor systems.
BACKGROUND
Computing systems execute software programs for performing tasks. The operating system of a computing system includes a scheduler, and the computing system executes the tasks selected by the scheduler. When a task completes execution on the computer system, the scheduler selects another task for execution on the computing system. When a task requests a service from the operating system, the scheduler can select another task for execution, especially when the operating system cannot immediately provide the service. When multiple tasks are ready for execution, the scheduler can ensure that the computing system executes all of the tasks by periodically interrupting the current task and selecting another task awaiting execution.
In some instances the computing system may need to execute a particular task to respond properly to an asynchronous event that is external to the computing system. For example, a peripheral device may notify the computing system of the external event, and the scheduler can interrupt the execution of the current task and select a task that processes the external event. Thus, both internal and external events can cause the scheduler to switch the task executing on the computing system.
Efficient management of the tasks can improve the performance of the computing system, as can increasing the number of processors in the computing system. However, increasing the number of processors also complicates the efficient management of tasks, because the computing system must assign each task to a processor. The computing system could assign certain tasks to each processor, but a processor does not contribute to the performance of the computing system whenever the processor is idle, because none of its assigned tasks is ready for execution.
The present invention may address one or more of the above issues.
SUMMARY
Various embodiments of the invention provide an interrupt controller for a multiprocessor computing system. The interrupt controller has inputs for receiving service requests for invoking service routines. The service routines have higher priorities than the tasks executed on the processors. Associated with each processor is a register for storing the priority of the task executing on the processor. A comparator coupled to the registers determines the processor executing a task having a lower priority among the priorities of the tasks executing on the processors. For each service request received, a distributor generates an interrupt request for invoking the service routine of the service request on the processor with the lower priority. The register with the lower priority is set to the higher priority of the service routine in response to the interrupt request. For each processor, the interrupt controller has an output for transmitting the interrupt request to the processor.
One or more additional embodiments of the invention provide a method for interrupting processors that execute tasks with priorities. The priority of the task executing on each processor is stored in a register associated with the processor. From the priorities stored in the registers, the processor is determined that is executing the task with a lower priority among the priorities from the registers. A service request is received for invoking a service routine having a higher priority than the priorities of the tasks executing on the processors. In response to the service request, an interrupt request is generated for invoking the service routine of the service request on the processor with the lower priority. In response to the interrupt request, the register associated with the processor with the lower priority is set to the higher priority of the service routine. The interrupt request is output to the processor with the lower priority.
It will be appreciated that various other embodiments are set forth in the Detailed Description and Claims which follow.
BRIEF DESCRIPTION OF THE DRAWINGS
Various aspects and advantages of the invention will become apparent upon review of the following detailed description and upon reference to the drawings, in which:
FIG. 1 is a flow diagram of a process for interrupting processors of a computing system in accordance with one or more embodiments of the invention; and
FIG. 2 is a block diagram illustrating an interrupt controller in accordance with various embodiments of the invention.
DETAILED DESCRIPTION OF THE DRAWINGS
The tasks executed in a multi-processor computing system are efficiently managed in various embodiments of the invention by assigning each task an execution priority. When the computing system should execute a service routine to respond to an external or internal event, the scheduler and hardware execute the service routine on the processor currently executing the lowest priority task. The scheduler includes both software and hardware components, as discussed below.
FIG. 1 is a flow diagram of a process for interrupting processors of a computing system in accordance with one or more embodiments of the invention. An interrupt controller forwards each service request to the processor currently executing the lowest priority task.
At step 102, scheduling software selects a task for execution on a processor and stores the priority of the task in a priority register of the interrupt controller before beginning the execution of the task on the processor. Each processor has a corresponding priority register in the interrupt controller so the interrupt controller can determine the processor currently executing the lowest priority task at step 104. At step 106, the interrupt controller receives a service request for invoking a service routine. Service routines frequently have a higher priority than any task. At step 108, the interrupt controller generates an interrupt request for invoking the service routine on the processor currently executing the lowest priority task as determined at step 104.
At step 110, the computing system sets the priority of the service routine in the priority register for the processor that is currently executing the lowest priority task as determined at step 104. In one embodiment, the interrupt controller automatically sets the priority register of this processor to a highest priority level indicating the processor is going to execute an interrupt service routine, and all interrupt service routines have this highest priority level. Having the interrupt controller set the priority register to a highest priority level prevents the next service
request from immediately interrupting the same processor. In another embodiment, the interrupt controller first sets the priority register of this processor to a highest priority level, and the invoked service routine later sets the priority register to the actual priority level of the service routine. Thus, the interrupt controller can interrupt the processor executing the lowest priority service routine when no processor is executing a task at a lower priority because all processors are already executing service routines.
On completion of the service routine, the scheduler selects a task for execution and sets the priority register for the processor to the priority of the selected task, as in step 102. A task interrupted by a service routine can resume execution if the scheduler selects this task on completion of the service routine. It will be appreciated that the interrupt service routine could complete after creating one or more tasks for handling the service request.
At step 112, the interrupt request is output to the processor currently executing the lowest priority task, as determined at step 104. The interrupt request causes this processor to begin execution of the appropriate service routine. Thus, the service routine for each service request could execute on any processor, depending on which processor is currently executing the lowest priority task.
The hardware of the interrupt controller efficiently manages service requests and tasks in cooperation with the scheduling software. The software overhead is low for writing the priority level of each task to the appropriate priority register upon invocation of the task. The computing system is generally executing the available tasks and service routines with the higher priorities, because the interrupt controller directs each service request to the processor currently executing at the lowest priority. A computing system can readily implement this priority scheme using processors that do not directly support multiple priority levels, such as processors that implement only one interrupt level.
FIG. 2 is a block diagram illustrating an interrupt controller 202, in accordance with various embodiments of the invention. The interrupt controller 202 distributes each service request from peripherals 204 through 210 to processors 212, 214, and 216.
Processors 212 through 216 execute tasks 218 through 220. Frequently, any processor 212 through 216 could execute each of tasks 218 through 220, although a specific task, such as task 220, might execute only on a specific
processor, such as processor 216. Task 218 has an associated task priority 222 and task 220 similarly has an associated task priority 224. In one embodiment, the computing system 200 assigns task priority 222 upon creating task 218.
Peripherals 204 through 210 can make a service request for invoking respective service routines 226 through 228. For example, peripheral 204 makes a service request for invoking service routine 226 by asserting the input on line 230 of the interrupt controller 202. One of processors 212 through 216 handles the service request by executing the service routine 226. Any one of processors 212 through 216 might handle each service request. When, for example, processor 212 begins executing task 220, processor 212 writes the priority register 232 with the priority 224 of task 220, as indicated by dotted line 234. Similarly, if processor 214 begins executing tasking task 218, then processor 214 writes the priority register 236 with the priority 222 of task 218. It will be appreciated that interrupt controller 202, processors 212 through 216, peripherals 204 through 210, and storage 238 are interconnected by a system bus on line 240 in one embodiment. In this embodiment, processor 212 writes a priority to register 232 via system bus 240. Similarly, processor 214 writes priority register 236 and processor 216 writes priority register 242 via system bus 240.
The comparator 244 of interrupt controller 202 compares the values of priority registers 232, 236, and 242. The comparator 244 provides to distributor 246 an identifier of the priority register 232, 236, or 242 having the lowest value. If multiple priority registers 232, 236, and 242 have the lowest value, the comparator 244 selects one of the priority register 232, 236, or 242 having the lowest value. In one embodiment, the selection is arbitrary among multiple registers having the lowest priority level. It will be appreciated that tasks 218 through 220 could have distinct priorities 222 through 224, such that it is unexpected to have the same value in multiple priority registers 232, 236, and 242. In addition, the priorities 222 through 224 are integer values in one embodiment with higher integer values being higher priorities. Alternatively, lower integer values may signify higher priorities. When interrupt distributor 246 receives a service request from one of peripherals 204 through 210, distributor 246 forwards the service request as an interrupt request to the processor having the lowest associated priority in registers 232, 236, and 242. For example, if peripheral 204 makes a service request on line 230 and priority register 236 has a lower value than priority registers 232 or 242,
then distributor 246 transmits an interrupt request to processor 214 via the output on line 248 of the interrupt controller 202. The interrupt controller 202 immediately sets priority register 236 to a highest priority level to prevent forwarding the next service request to the same processor. Processor 214 responds to the interrupt request from line 248 by executing the service routine 226 corresponding to the service request of peripheral 204.
In one embodiment, a processor initially responds to an interrupt request by reading the optional status register 250. Optional status register 250 identifies the peripheral, such as peripheral 204, that caused the interrupt request of the processor. Thus, optional status register 250 identifies the service routine for handling the interrupt request.
For example, when peripheral 210 makes a service request that is forwarded to processor 216 because register 242 has a lower value than registers 232 and 236, optional status register 250 identifies peripheral 210 as causing the interrupt request of processor 216. Processor 216 can respond to the interrupt request by reading optional status register 250 and then executing service routine 228 corresponding to the service request from peripheral 210. The execution of service routine 228 can optionally include writing the service priority 252 to priority register 242 to enable interruption of the service routine by another service request. During execution of service routine 228, processor 216 can access peripheral 210 via system bus 240 to handle the service request. Upon completing execution of the service routine 228, processor 216 clears the indication in status register 250 of the service request from peripheral 210. In addition, processor 216 selects one of tasks 218 or 220 to execute next, and writes the corresponding task priority 222 or 224 to the priority register 242. Processor 216 is then selected to process another service request as soon as priority register 242 has a lower value than priority registers 232 or 236.
In another embodiment, priority registers 232, 236, and 242 provide the function of status register 250. Each service request from peripherals 204 through 210 has a unique identifier that could be a priority of the service request. Upon forwarding a service request as an interrupt request to the processor with the lowest priority in registers 232, 236, and 242, the priority register for that processor is set to the unique identifier of the service request. For example, distributor 246 forwards a service request from peripheral 206 to processor 214 when register 236
has a lower value than registers 232 and 242. Upon sending the interrupt request to processor 214, interrupt controller 202 sets register 236 to the unique identifier of the service request from peripheral 206. Processor 214 responds to the interrupt request by reading priority register 236, and the unique identifier from priority register 236 is an interrupt vector that identifies the service request as coming from peripheral 206. This determines the appropriate one of service routines 226 through 228 for processor 214 to execute.
In one embodiment, each interrupt request output, such as the output on line 248 from interrupt controller 202 to processor 214, includes multiple signals corresponding to the service requests from peripherals 204, 206, 208, and 210. Thus, no interrupt vector is needed, because the peripheral making a service request is identified by the signal transmitting the interrupt request. The interrupt controller 202 distributes each service request to the appropriate signal of the interrupt request output for the processor currently executing the lowest priority task. For example, when peripheral 204 asserts a service request on line 230 and the priority in register 236 is lower than the priorities in registers 232 and 242, then distributor 246 transmits a corresponding interrupt request to processor 214 on the signal of line 248 corresponding to peripheral 204.
In one embodiment, when multiple peripherals 204, 206, 208, and 210 simultaneously make a service request, interrupt distributor 246 can forward one service request as an interrupt request during each cycle of a clock signal for interrupt controller 202. In another embodiment, comparator 244 identifies multiple priority registers 232, 236, and 242 having the lower priorities, and each clock cycle interrupt distributor 246 can forward multiple service requests to the processors with the lower priorities.
Register 254 configures the operation of interrupt controller 202. Configuration register 254 selects between level and edge triggered service requests and interrupt requests. For example, the service request on line 230 from peripheral 204 is configurable to be a high level, a low level, a rising edge, and/or a failing edge. Similarly, the interrupt request on line 234 for processor 212 is configurable to output a high level, a low level, a rising edge, and/or a failing edge.
In one embodiment of the invention, the interrupt controller 202 includes a software interrupt generator 256. Processors 212 through 216 can access the software interrupt generator 256 to generate an interrupt request for one of
processors 212 through 216 that is currently executing a lower priority task. For example, a scheduler could schedule a task to begin execution on the processor 212 through 216 that is currently executing the lowest priority task. This processor may respond by reading status register 250 and/or a register in software interrupt generator 256 to determine which service routine should execute to handle the software-generated interrupt for executing the scheduled task. It will be appreciated that this processor or another processor could be executing the scheduler. Thus, the scheduler can interrupt itself or a lower priority task executing on another processor. In another embodiment, the interrupt controller includes a software interrupt generator 256, and processors 212 through 216 can write a priority value into software interrupt generator 256. Interrupt distributor 246 generates a corresponding interrupt request for the processor 212 through 216 having the lowest priority when this lowest priority from comparator 244 is lower than the priority value written into software interrupt generator 256. For example, a scheduler can write the priority 222 of task 218 to software interrupt generator 256 and the interrupt controller 202 generates an interrupt request for the processor 212, 214, or 216 currently executing the lowest priority task if task 218 has a higher priority 222. If the interrupt controller 202 generates such an interrupt request, the interrupted processor could respond to the interrupt request by executing task 218. Thus, a software generated interrupt could begin execution of a selected task when the selected task has a higher priority than the lowest priority task currently executing on processors 212 through 216.
The present invention is thought to be applicable to a variety of systems for processing interrupt requests. Other aspects and embodiments of the present invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and illustrated embodiments be considered as examples only, with a true scope and spirit of the invention being indicated by the following claims.
Claims
1. An interrupt controller for a computing system including a plurality of processors, comprising: a plurality of inputs, each for receiving a respective service request for invoking one of a plurality of service routines, each service routine having a higher priority than a plurality of priorities for executing a plurality of tasks on the processors; a plurality of registers respectively associated with the processors and each register for storing the priority of the task executing on the associated processor; a comparator coupled to the registers for determining one of the processors executing a task having a lower priority among the priorities of the tasks executing on the processors; a distributor coupled to the inputs and the comparator, the distributor, in response to receiving the respective service request from each input, for generating an interrupt request for invoking the one of the service routines on the one of the processors, wherein the register associated with the one of the processors is set to the higher priority of the service routine in response to the interrupt request; and a plurality of outputs, each output coupled to the distributor for transmitting the interrupt request to a respective one of the processors.
2. The interrupt controller of claim 1 , wherein the register associated with each processor is writable by the processor for performing at least one of the following functions: storing the priority of the task executed by the processor; restoring the priority of the task executed by the processor upon completing the service routine invoked on the processor by the interrupt request; and storing the higher priority of the one of the service routines in response to the interrupt request of the processor.
3. The interrupt controller of claim 1 , further comprising a status register readable by the processors for identifying the respective service request causing the interrupt request.
4. The interrupt controller of claim 1 , wherein the distributor is coupled to the registers for setting the register for the one of the processors to a highest priority in response to the generating of the interrupt request for invoking the one of the service routines on the one of the processors.
5. The interrupt controller of claim 1 , wherein the distributor is coupled to the registers for setting the register for the one of the processors to the higher priority of the one of the service routines in response to the generating of the interrupt request, and the registers are readable by the processors for providing the higher priority to the one of the processors as an interrupt vector for identifying the one of the service routines invoked by the interrupt request.
6. The interrupt controller of claim 1 , wherein each of the plurality of outputs of the interrupt controller includes a plurality of signals corresponding to the plurality of inputs, and the output transmits the interrupt request for invoking the one of the service routines via the one of the signals corresponding to the input receiving the respective service request.
7. The interrupt controller of claim 1 , further comprising a software-interrupt generator writable by the processors and coupled to the plurality of outputs, the software-interrupt generator for generating an interrupt request that is transmitted via the output for the one of the processors in response to one of the plurality of processors writing to the software-interrupt generator.
8. The interrupt controller of claim 1 , further comprising a software-interrupt generator writable by the processors with a software priority and coupled to the plurality of outputs, the software-interrupt generator for generating an interrupt request that is transmitted via the output for the one of the processors in response to one of the plurality of processors writing to the software-interrupt generator the software priority that is higher than the lower priority of the tasks.
9. A method for interrupting a plurality of processors for executing a plurality of tasks with a plurality of priorities, comprising: storing respective priorities of tasks executing on the processors in respective registers associated with the processors; determining from the priorities stored in the registers, one of the processors that is executing a task having the priority that is a lower priority among the priorities; receiving a service request for invoking a service routine having a higher priority than the priorities of the tasks executing on the processors; generating an interrupt request for invoking the service routine of the service request on the one of the processors in response to the service request; setting the respective register associated with the one of the processors to the higher priority in response to the interrupt request; and outputting the interrupt request to the one of the processors.
10. The method of claim 9, further comprising: storing a software priority in a software-interrupt generator; and generating an interrupt request for invoking a service routine on the one of the processors in response to the software priority being higher than the lower priority.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/001,616 | 2007-12-11 | ||
| US12/001,616 US7685347B2 (en) | 2007-12-11 | 2007-12-11 | Interrupt controller for invoking service routines with associated priorities |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2009075913A1 true WO2009075913A1 (en) | 2009-06-18 |
Family
ID=39789335
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2008/069576 WO2009075913A1 (en) | 2007-12-11 | 2008-07-10 | Interrupt controller for invoking service routines with associated priorities |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7685347B2 (en) |
| WO (1) | WO2009075913A1 (en) |
Families Citing this family (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8607035B2 (en) * | 2008-08-29 | 2013-12-10 | Texas Instruments Incorporated | Multi-core processing utilizing prioritized interrupts for optimization |
| US7849247B2 (en) * | 2008-10-14 | 2010-12-07 | Freescale Semiconductor, Inc. | Interrupt controller for accelerated interrupt handling in a data processing system and method thereof |
| US7996595B2 (en) * | 2009-04-14 | 2011-08-09 | Lstar Technologies Llc | Interrupt arbitration for multiprocessors |
| US8260996B2 (en) * | 2009-04-24 | 2012-09-04 | Empire Technology Development Llc | Interrupt optimization for multiprocessors |
| US8321614B2 (en) * | 2009-04-24 | 2012-11-27 | Empire Technology Development Llc | Dynamic scheduling interrupt controller for multiprocessors |
| US8234431B2 (en) * | 2009-10-13 | 2012-07-31 | Empire Technology Development Llc | Interrupt masking for multi-core processors |
| KR101841930B1 (en) | 2012-01-30 | 2018-03-26 | 삼성전자주식회사 | Method of spreading a plurality of interrupts, interrupt spreader, and system on-chip having the same |
| US9152588B2 (en) | 2012-10-16 | 2015-10-06 | Apple Inc. | Race-free level-sensitive interrupt delivery using fabric delivered interrupts |
| US9009377B2 (en) * | 2012-11-01 | 2015-04-14 | Apple Inc. | Edge-triggered interrupt conversion in a system employing level-sensitive interrupts |
| WO2014138472A2 (en) * | 2013-03-06 | 2014-09-12 | Robotex Inc. | System and method for collecting and processing data and for utilizing robotic and/or human resources |
| US9524195B2 (en) | 2014-02-27 | 2016-12-20 | International Business Machines Corporation | Adaptive process for data sharing with selection of lock elision and locking |
| US9442775B2 (en) | 2014-02-27 | 2016-09-13 | International Business Machines Corporation | Salvaging hardware transactions with instructions to transfer transaction execution control |
| US9329946B2 (en) | 2014-02-27 | 2016-05-03 | International Business Machines Corporation | Salvaging hardware transactions |
| US9424072B2 (en) | 2014-02-27 | 2016-08-23 | International Business Machines Corporation | Alerting hardware transactions that are about to run out of space |
| US9442853B2 (en) | 2014-02-27 | 2016-09-13 | International Business Machines Corporation | Salvaging lock elision transactions with instructions to change execution type |
| US20150242216A1 (en) | 2014-02-27 | 2015-08-27 | International Business Machines Corporation | Committing hardware transactions that are about to run out of resource |
| US9575890B2 (en) | 2014-02-27 | 2017-02-21 | International Business Machines Corporation | Supporting atomic accumulation with an addressable accumulator |
| US9471371B2 (en) | 2014-02-27 | 2016-10-18 | International Business Machines Corporation | Dynamic prediction of concurrent hardware transactions resource requirements and allocation |
| US9411729B2 (en) | 2014-02-27 | 2016-08-09 | International Business Machines Corporation | Salvaging lock elision transactions |
| US9311178B2 (en) | 2014-02-27 | 2016-04-12 | International Business Machines Corporation | Salvaging hardware transactions with instructions |
| US9465673B2 (en) | 2014-02-27 | 2016-10-11 | International Business Machines Corporation | Deferral instruction for managing transactional aborts in transactional memory computing environments to complete transaction by deferring disruptive events handling |
| US9361041B2 (en) | 2014-02-27 | 2016-06-07 | International Business Machines Corporation | Hint instruction for managing transactional aborts in transactional memory computing environments |
| US9430273B2 (en) | 2014-02-27 | 2016-08-30 | International Business Machines Corporation | Suppressing aborting a transaction beyond a threshold execution duration based on the predicted duration |
| US9336097B2 (en) | 2014-02-27 | 2016-05-10 | International Business Machines Corporation | Salvaging hardware transactions |
| US9645879B2 (en) | 2014-02-27 | 2017-05-09 | International Business Machines Corporation | Salvaging hardware transactions with instructions |
| US9262206B2 (en) | 2014-02-27 | 2016-02-16 | International Business Machines Corporation | Using the transaction-begin instruction to manage transactional aborts in transactional memory computing environments |
| US9524187B2 (en) | 2014-03-02 | 2016-12-20 | International Business Machines Corporation | Executing instruction with threshold indicating nearing of completion of transaction |
| US10140229B2 (en) * | 2014-08-08 | 2018-11-27 | Texas Instruments Incorporated | Wired communication with remote function calls |
| US9696789B2 (en) | 2014-08-18 | 2017-07-04 | Xilinx, Inc. | Sub-system power management control |
| KR101767418B1 (en) * | 2015-10-21 | 2017-08-11 | 현대오트론 주식회사 | Method and apparatus for guaranteeing priority of logic in an embedded operating system |
| KR20180083688A (en) * | 2017-01-13 | 2018-07-23 | 삼성전자주식회사 | Application Processor and Integrated Circuit Including Interrupt Controller |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1995018416A1 (en) * | 1993-12-30 | 1995-07-06 | Intel Corporation | A multiprocessor programmable interrupt controller system with processor-integrated interrupt controllers |
| US5696976A (en) * | 1990-12-21 | 1997-12-09 | Intel Corporation | Protocol for interrupt bus arbitration in a multi-processor system |
| US5892956A (en) * | 1995-12-19 | 1999-04-06 | Advanced Micro Devices, Inc. | Serial bus for transmitting interrupt information in a multiprocessing system |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5590380A (en) * | 1992-04-22 | 1996-12-31 | Kabushiki Kaisha Toshiba | Multiprocessor system with processor arbitration and priority level setting by the selected processor |
| US5905898A (en) * | 1994-05-31 | 1999-05-18 | Advanced Micro Devices, Inc. | Apparatus and method for storing interrupt source information in an interrupt controller based upon interrupt priority |
| US6021458A (en) * | 1998-01-21 | 2000-02-01 | Intel Corporation | Method and apparatus for handling multiple level-triggered and edge-triggered interrupts |
| US6081867A (en) * | 1998-05-20 | 2000-06-27 | Sony Corporation | Software configurable technique for prioritizing interrupts in a microprocessor-based system |
| US6618780B1 (en) * | 1999-12-23 | 2003-09-09 | Cirrus Logic, Inc. | Method and apparatus for controlling interrupt priority resolution |
| EP1422627B1 (en) * | 2002-11-19 | 2006-04-26 | STMicroelectronics S.r.l. | Method for generating interrupt commands in a microprocessor system and relative priority interrupt controller |
-
2007
- 2007-12-11 US US12/001,616 patent/US7685347B2/en active Active
-
2008
- 2008-07-10 WO PCT/US2008/069576 patent/WO2009075913A1/en active Application Filing
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5696976A (en) * | 1990-12-21 | 1997-12-09 | Intel Corporation | Protocol for interrupt bus arbitration in a multi-processor system |
| WO1995018416A1 (en) * | 1993-12-30 | 1995-07-06 | Intel Corporation | A multiprocessor programmable interrupt controller system with processor-integrated interrupt controllers |
| US5892956A (en) * | 1995-12-19 | 1999-04-06 | Advanced Micro Devices, Inc. | Serial bus for transmitting interrupt information in a multiprocessing system |
Also Published As
| Publication number | Publication date |
|---|---|
| US20090150892A1 (en) | 2009-06-11 |
| US7685347B2 (en) | 2010-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7685347B2 (en) | Interrupt controller for invoking service routines with associated priorities | |
| JP6294586B2 (en) | Execution management system combining instruction threads and management method | |
| US8190864B1 (en) | APIC implementation for a highly-threaded x86 processor | |
| CN102483705B (en) | User-level interrupt mechanism for multi-core architectures | |
| JP5770721B2 (en) | Information processing system | |
| US7627705B2 (en) | Method and apparatus for handling interrupts in embedded systems | |
| US20070088888A1 (en) | Directing interrupts to currently idle processors | |
| US10545892B2 (en) | Multi-thread processor and its interrupt processing method | |
| US8219796B2 (en) | Method and device for controlling a computer system | |
| US7565659B2 (en) | Light weight context switching | |
| US10545890B2 (en) | Information processing device, information processing method, and program | |
| JPWO2009150815A1 (en) | Multiprocessor system | |
| US20240054021A1 (en) | Resource scheduling method and server | |
| US20120226842A1 (en) | Enhanced prioritising and unifying interrupt controller | |
| US8141077B2 (en) | System, method and medium for providing asynchronous input and output with less system calls to and from an operating system | |
| CA2769899C (en) | Enhanced prioritising and unifying interrupt controller | |
| JPH06243112A (en) | Multiprocessor device | |
| CN109933549B (en) | Interrupt controller suitable for RISC-V treater | |
| CN111831408A (en) | Asynchronous task processing method and device, electronic equipment and medium | |
| CN109426562B (en) | priority weighted round robin scheduler | |
| US11593159B2 (en) | External exception handling | |
| KR101254911B1 (en) | Method, system and computer-readable recording medium for performing data input and output via multiple path | |
| JP2001229038A (en) | Multi-operating computer system | |
| CN117873665A (en) | Task processing method, chip, electronic device and readable storage medium | |
| CN117203614A (en) | Processing device, processing method and related equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| DPE2 | Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101) | ||
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08772490 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 08772490 Country of ref document: EP Kind code of ref document: A1 |