WO2009117670A3 - Self-aligned barrier layers for interconnects - Google Patents
Self-aligned barrier layers for interconnects Download PDFInfo
- Publication number
- WO2009117670A3 WO2009117670A3 PCT/US2009/037826 US2009037826W WO2009117670A3 WO 2009117670 A3 WO2009117670 A3 WO 2009117670A3 US 2009037826 W US2009037826 W US 2009037826W WO 2009117670 A3 WO2009117670 A3 WO 2009117670A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- copper
- manganese
- silicon nitride
- silicate
- integrated circuits
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
- H01L21/76864—Thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
- C23C16/16—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material from metal carbonyl compounds
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
- C23C16/18—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material from metallo-organic compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76832—Multiple layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
- H01L21/76858—After-treatment introducing at least one additional element into the layer by diffusing alloying elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76873—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/10—Applying interconnections to be used for carrying current between separate components within a device
- H01L2221/1005—Formation and after-treatment of dielectrics
- H01L2221/101—Forming openings in dielectrics
- H01L2221/1015—Forming openings in dielectrics for dual damascene structures
- H01L2221/1036—Dual damascene with different via-level and trench-level dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Chemical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
- Wire Bonding (AREA)
Abstract
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020167022151A KR101803221B1 (en) | 2008-03-21 | 2009-03-20 | Self-aligned barrier layers for interconnects |
CN200980112816.0A CN102132398B (en) | 2008-03-21 | 2009-03-20 | Self-aligned barrier layers for interconnects |
JP2011500986A JP5820267B2 (en) | 2008-03-21 | 2009-03-20 | Self-aligned barrier layer for wiring |
HK12100074.5A HK1159852A1 (en) | 2008-03-21 | 2012-01-05 | Self-aligned barrier layers for interconnects |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US3865708P | 2008-03-21 | 2008-03-21 | |
US61/038,657 | 2008-03-21 | ||
US4323608P | 2008-04-08 | 2008-04-08 | |
US61/043,236 | 2008-04-08 | ||
US7446708P | 2008-06-20 | 2008-06-20 | |
US61/074,467 | 2008-06-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2009117670A2 WO2009117670A2 (en) | 2009-09-24 |
WO2009117670A3 true WO2009117670A3 (en) | 2012-03-22 |
Family
ID=41091558
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2009/037826 WO2009117670A2 (en) | 2008-03-21 | 2009-03-20 | Self-aligned barrier layers for interconnects |
Country Status (6)
Country | Link |
---|---|
US (2) | US7932176B2 (en) |
JP (1) | JP5820267B2 (en) |
KR (2) | KR101803221B1 (en) |
CN (1) | CN102132398B (en) |
HK (1) | HK1159852A1 (en) |
WO (1) | WO2009117670A2 (en) |
Families Citing this family (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4783561B2 (en) * | 2004-09-27 | 2011-09-28 | 株式会社アルバック | Method for forming copper wiring |
EP1909320A1 (en) * | 2006-10-05 | 2008-04-09 | ST Microelectronics Crolles 2 SAS | Copper diffusion barrier |
KR101803221B1 (en) * | 2008-03-21 | 2017-11-29 | 프레지던트 앤드 펠로우즈 오브 하바드 칼리지 | Self-aligned barrier layers for interconnects |
JP5280267B2 (en) * | 2009-03-27 | 2013-09-04 | 株式会社日本総合研究所 | Manufacturing method and vehicle |
JP5507909B2 (en) * | 2009-07-14 | 2014-05-28 | 東京エレクトロン株式会社 | Deposition method |
AU2010310750B2 (en) * | 2009-10-23 | 2015-02-26 | President And Fellows Of Harvard College | Self-aligned barrier and capping layers for interconnects |
KR101517944B1 (en) | 2009-11-27 | 2015-05-06 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and method for manufacturing the same |
US8138084B2 (en) * | 2009-12-23 | 2012-03-20 | Intel Corporation | Electroless Cu plating for enhanced self-forming barrier layers |
US20110266676A1 (en) * | 2010-05-03 | 2011-11-03 | Toshiba America Electronic Components, Inc. | Method for forming interconnection line and semiconductor structure |
US9926639B2 (en) | 2010-07-16 | 2018-03-27 | Applied Materials, Inc. | Methods for forming barrier/seed layers for copper interconnect structures |
US8492289B2 (en) | 2010-09-15 | 2013-07-23 | International Business Machines Corporation | Barrier layer formation for metal interconnects through enhanced impurity diffusion |
CN105732401A (en) | 2010-11-02 | 2016-07-06 | 宇部兴产株式会社 | (Amide amino alkane) Metal compound, method of manufacturing metal-containing thin film using said metal compound |
US8492897B2 (en) * | 2011-09-14 | 2013-07-23 | International Business Machines Corporation | Microstructure modification in copper interconnect structures |
US9190323B2 (en) * | 2012-01-19 | 2015-11-17 | GlobalFoundries, Inc. | Semiconductor devices with copper interconnects and methods for fabricating same |
KR20150005533A (en) * | 2012-04-11 | 2015-01-14 | 도쿄엘렉트론가부시키가이샤 | Method for manufacturing semiconductor device, semiconductor device, and apparatus for producing semiconductor |
US9076661B2 (en) | 2012-04-13 | 2015-07-07 | Applied Materials, Inc. | Methods for manganese nitride integration |
US9048294B2 (en) | 2012-04-13 | 2015-06-02 | Applied Materials, Inc. | Methods for depositing manganese and manganese nitrides |
US9054109B2 (en) * | 2012-05-29 | 2015-06-09 | International Business Machines Corporation | Corrosion/etching protection in integration circuit fabrications |
US8710660B2 (en) * | 2012-07-20 | 2014-04-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hybrid interconnect scheme including aluminum metal line in low-k dielectric |
CN102768988B (en) * | 2012-07-25 | 2014-10-15 | 上海华力微电子有限公司 | Method for effectively judging blocking capability of copper diffusion blocking layer |
JP5969306B2 (en) | 2012-08-08 | 2016-08-17 | 東京エレクトロン株式会社 | Method for forming Cu wiring |
US8765602B2 (en) | 2012-08-30 | 2014-07-01 | International Business Machines Corporation | Doping of copper wiring structures in back end of line processing |
JP6117588B2 (en) | 2012-12-12 | 2017-04-19 | 東京エレクトロン株式会社 | Method for forming Cu wiring |
JP6030439B2 (en) * | 2012-12-27 | 2016-11-24 | 東京エレクトロン株式会社 | Method for forming manganese-containing film, processing system, and method for manufacturing electronic device |
JP2014141739A (en) | 2012-12-27 | 2014-08-07 | Tokyo Electron Ltd | Film deposition method of manganese metal film, processing system, production method of electronic device and electronic device |
US9209134B2 (en) * | 2013-03-14 | 2015-12-08 | Intermolecular, Inc. | Method to increase interconnect reliability |
US9184093B2 (en) | 2013-03-15 | 2015-11-10 | Applied Materials, Inc. | Integrated cluster to enable next generation interconnect |
CN104103575B (en) * | 2013-04-10 | 2017-12-29 | 中芯国际集成电路制造(上海)有限公司 | The forming method of copper interconnecting line |
US9064937B2 (en) | 2013-05-30 | 2015-06-23 | International Business Machines Corporation | Substrate bonding with diffusion barrier structures |
JP6257217B2 (en) | 2013-08-22 | 2018-01-10 | 東京エレクトロン株式会社 | Method for forming Cu wiring structure |
US9362228B2 (en) * | 2013-10-22 | 2016-06-07 | Globalfoundries Inc. | Electro-migration enhancing method for self-forming barrier process in copper metalization |
US9043743B2 (en) * | 2013-10-22 | 2015-05-26 | International Business Machines Corporation | Automated residual material detection |
US9275952B2 (en) | 2014-01-24 | 2016-03-01 | International Business Machines Corporation | Ultrathin superlattice of MnO/Mn/MnN and other metal oxide/metal/metal nitride liners and caps for copper low dielectric constant interconnects |
US9343357B2 (en) * | 2014-02-28 | 2016-05-17 | Qualcomm Incorporated | Selective conductive barrier layer formation |
FR3025396A1 (en) | 2014-09-02 | 2016-03-04 | St Microelectronics Tours Sas | METHOD FOR MANUFACTURING AN ELECTRICAL CONNECTION MEMBER |
US9728502B2 (en) * | 2014-11-10 | 2017-08-08 | Samsung Electronics Co., Ltd. | Metal oxysilicate diffusion barriers for damascene metallization with low RC delays and methods for forming the same |
JP2016167545A (en) * | 2015-03-10 | 2016-09-15 | 東京エレクトロン株式会社 | Cleaning method for via-hole bottom, and manufacturing method of semiconductor device |
JP2017050304A (en) | 2015-08-31 | 2017-03-09 | 東京エレクトロン株式会社 | Semiconductor device manufacturing method |
US9842805B2 (en) | 2015-09-24 | 2017-12-12 | International Business Machines Corporation | Drive-in Mn before copper plating |
JP6559046B2 (en) * | 2015-11-04 | 2019-08-14 | 東京エレクトロン株式会社 | Pattern formation method |
US20160083405A1 (en) * | 2015-11-30 | 2016-03-24 | L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude | Tantalum- or vanadium-containing film forming compositions and vapor deposition of tantalum- or vanadium-containing films |
JP2017135237A (en) * | 2016-01-27 | 2017-08-03 | 東京エレクトロン株式会社 | MANUFACTURING METHOD OF Cu WIRING AND MANUFACTURING SYSTEM OF Cu WIRING |
US10049974B2 (en) | 2016-08-30 | 2018-08-14 | International Business Machines Corporation | Metal silicate spacers for fully aligned vias |
US10229851B2 (en) | 2016-08-30 | 2019-03-12 | International Business Machines Corporation | Self-forming barrier for use in air gap formation |
US9786760B1 (en) | 2016-09-29 | 2017-10-10 | International Business Machines Corporation | Air gap and air spacer pinch off |
WO2018125247A1 (en) * | 2016-12-31 | 2018-07-05 | Intel Corporation | Hardened plug for improved shorting margin |
US10760156B2 (en) | 2017-10-13 | 2020-09-01 | Honeywell International Inc. | Copper manganese sputtering target |
CN108047274B (en) * | 2017-12-15 | 2019-08-20 | 江南大学 | A kind of copper interconnection barrier layer material pyridyl group Mn (II) compound |
US10204829B1 (en) | 2018-01-12 | 2019-02-12 | International Business Machines Corporation | Low-resistivity metallic interconnect structures with self-forming diffusion barrier layers |
US11035036B2 (en) | 2018-02-01 | 2021-06-15 | Honeywell International Inc. | Method of forming copper alloy sputtering targets with refined shape and microstructure |
US11152294B2 (en) | 2018-04-09 | 2021-10-19 | Corning Incorporated | Hermetic metallized via with improved reliability |
US11133216B2 (en) | 2018-06-01 | 2021-09-28 | International Business Machines Corporation | Interconnect structure |
WO2020171940A1 (en) | 2019-02-21 | 2020-08-27 | Corning Incorporated | Glass or glass ceramic articles with copper-metallized through holes and processes for making the same |
US10818589B2 (en) | 2019-03-13 | 2020-10-27 | International Business Machines Corporation | Metal interconnect structures with self-forming sidewall barrier layer |
JP7161767B2 (en) * | 2019-04-22 | 2022-10-27 | 気相成長株式会社 | FORMING MATERIAL, FORMING METHOD, AND NOVEL COMPOUND |
CN112687617B (en) * | 2020-12-24 | 2022-07-22 | 中国电子科技集团公司第十三研究所 | Preparation method of insulator needle and insulator needle |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6077774A (en) * | 1996-03-29 | 2000-06-20 | Texas Instruments Incorporated | Method of forming ultra-thin and conformal diffusion barriers encapsulating copper |
US20070080463A1 (en) * | 2005-10-03 | 2007-04-12 | Akira Furuya | Semiconductor device and method of fabricating the same |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6060534A (en) | 1996-07-11 | 2000-05-09 | Scimed Life Systems, Inc. | Medical devices comprising ionically and non-ionically crosslinked polymer hydrogels having improved mechanical properties |
US6951682B1 (en) | 1998-12-01 | 2005-10-04 | Syntrix Biochip, Inc. | Porous coatings bearing ligand arrays and use thereof |
US6203613B1 (en) * | 1999-10-19 | 2001-03-20 | International Business Machines Corporation | Atomic layer deposition with nitrate containing precursors |
KR100383759B1 (en) | 2000-06-15 | 2003-05-14 | 주식회사 하이닉스반도체 | Method of forming a copper metal wiring in a semiconductor drvice |
US6413815B1 (en) * | 2001-07-17 | 2002-07-02 | Macronix International Co., Ltd. | Method of forming a MIM capacitor |
US20030134499A1 (en) * | 2002-01-15 | 2003-07-17 | International Business Machines Corporation | Bilayer HDP CVD / PE CVD cap in advanced BEOL interconnect structures and method thereof |
KR101266442B1 (en) | 2002-11-15 | 2013-05-22 | 프레지던트 앤드 펠로우즈 오브 하바드 칼리지 | Atomic Layer Deposition Using Metal Amidinates |
US7026714B2 (en) * | 2003-03-18 | 2006-04-11 | Cunningham James A | Copper interconnect systems which use conductive, metal-based cap layers |
KR100563817B1 (en) * | 2003-12-30 | 2006-03-28 | 동부아남반도체 주식회사 | Method for fabricating copper interconnect of semiconductor device |
JP4478038B2 (en) * | 2004-02-27 | 2010-06-09 | 株式会社半導体理工学研究センター | Semiconductor device and manufacturing method thereof |
DE102004019241A1 (en) | 2004-04-16 | 2005-11-03 | Cellmed Ag | Injectable cross-linked and uncrosslinked alginates and their use in medicine and aesthetic surgery |
US7879710B2 (en) | 2005-05-18 | 2011-02-01 | Intermolecular, Inc. | Substrate processing including a masking layer |
EP1909320A1 (en) * | 2006-10-05 | 2008-04-09 | ST Microelectronics Crolles 2 SAS | Copper diffusion barrier |
JP4272191B2 (en) * | 2005-08-30 | 2009-06-03 | 富士通マイクロエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP4236201B2 (en) * | 2005-08-30 | 2009-03-11 | 富士通マイクロエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
CN101326630B (en) | 2005-12-07 | 2011-07-20 | Nxp股份有限公司 | A method of forming a layer over a surface of a first material embedded in a second material in a structure for a semiconductor device |
CN102199119B (en) * | 2005-12-20 | 2014-07-16 | 西巴控股有限公司 | Oxime ester photoinitiators |
JP2007173511A (en) | 2005-12-22 | 2007-07-05 | Sony Corp | Method for fabricating a semiconductor device |
JP4741965B2 (en) * | 2006-03-23 | 2011-08-10 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP2007308789A (en) | 2006-04-19 | 2007-11-29 | Tokyo Electron Ltd | Film deposition apparatus and film deposition method |
JP2008013848A (en) | 2006-06-08 | 2008-01-24 | Tokyo Electron Ltd | Film-forming apparatus and film-forming method |
US20080032064A1 (en) | 2006-07-10 | 2008-02-07 | President And Fellows Of Harvard College | Selective sealing of porous dielectric materials |
JP5145225B2 (en) * | 2006-07-14 | 2013-02-13 | 株式会社アルバック | Manufacturing method of semiconductor device |
EP2142682B1 (en) * | 2007-04-09 | 2014-12-03 | President and Fellows of Harvard College | Cobalt nitride layers for copper interconnects and methods for forming them |
DE102007035837A1 (en) * | 2007-07-31 | 2009-02-05 | Advanced Micro Devices, Inc., Sunnyvale | Semiconductor device with a grain orientation layer |
US7884475B2 (en) * | 2007-10-16 | 2011-02-08 | International Business Machines Corporation | Conductor structure including manganese oxide capping layer |
US20090117731A1 (en) * | 2007-11-01 | 2009-05-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor interconnection structure and method for making the same |
US7555191B1 (en) | 2008-01-30 | 2009-06-30 | Joshua John Edward Moore | Self-locking unidirectional interposer springs for optical transceiver modules |
US7651943B2 (en) * | 2008-02-18 | 2010-01-26 | Taiwan Semicondcutor Manufacturing Company, Ltd. | Forming diffusion barriers by annealing copper alloy layers |
KR101803221B1 (en) | 2008-03-21 | 2017-11-29 | 프레지던트 앤드 펠로우즈 오브 하바드 칼리지 | Self-aligned barrier layers for interconnects |
-
2009
- 2009-03-20 KR KR1020167022151A patent/KR101803221B1/en active IP Right Grant
- 2009-03-20 JP JP2011500986A patent/JP5820267B2/en not_active Expired - Fee Related
- 2009-03-20 WO PCT/US2009/037826 patent/WO2009117670A2/en active Application Filing
- 2009-03-20 US US12/408,473 patent/US7932176B2/en active Active
- 2009-03-20 KR KR1020107022353A patent/KR101649714B1/en active IP Right Grant
- 2009-03-20 CN CN200980112816.0A patent/CN102132398B/en not_active Expired - Fee Related
-
2011
- 2011-03-18 US US13/051,792 patent/US8222134B2/en not_active Expired - Fee Related
-
2012
- 2012-01-05 HK HK12100074.5A patent/HK1159852A1/en not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6077774A (en) * | 1996-03-29 | 2000-06-20 | Texas Instruments Incorporated | Method of forming ultra-thin and conformal diffusion barriers encapsulating copper |
US20070080463A1 (en) * | 2005-10-03 | 2007-04-12 | Akira Furuya | Semiconductor device and method of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US7932176B2 (en) | 2011-04-26 |
JP2011525697A (en) | 2011-09-22 |
KR101649714B1 (en) | 2016-08-30 |
KR101803221B1 (en) | 2017-11-29 |
CN102132398A (en) | 2011-07-20 |
US20090263965A1 (en) | 2009-10-22 |
WO2009117670A2 (en) | 2009-09-24 |
US20110254164A1 (en) | 2011-10-20 |
US8222134B2 (en) | 2012-07-17 |
CN102132398B (en) | 2015-01-28 |
KR20160102570A (en) | 2016-08-30 |
JP5820267B2 (en) | 2015-11-24 |
HK1159852A1 (en) | 2012-08-03 |
KR20120020035A (en) | 2012-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2009117670A3 (en) | Self-aligned barrier layers for interconnects | |
US8125085B2 (en) | Semiconductor device having wiring with oxide layer of impurity from the wiring | |
JP4454242B2 (en) | Semiconductor device and manufacturing method thereof | |
TW200727357A (en) | Die seal structure for reducing stress induced during die saw process | |
US8492289B2 (en) | Barrier layer formation for metal interconnects through enhanced impurity diffusion | |
US6873057B2 (en) | Damascene interconnect with bi-layer capping film | |
JP5106933B2 (en) | Semiconductor device | |
JP2009283858A (en) | Semiconductor device | |
US20110266679A1 (en) | Semiconductor device, and manufacturing method of semiconductor device | |
US7692265B2 (en) | Fuse and seal ring | |
WO2007084907A3 (en) | Method for fabricating last level copper-to-c4 connection with interfacial cap structure | |
WO2007060640A3 (en) | Method of forming a self aligned copper capping layer | |
TWI256677B (en) | Barrier material and process for Cu interconnect | |
TWI257125B (en) | A method for preventing metal line bridging in a semiconductor device | |
TW200603251A (en) | Semiconductor device and method for forming the same | |
AU2003279460A1 (en) | Reliable low-k interconnect structure with hybrid dielectric | |
TW200707641A (en) | Technique for forming copper-containing lines embedded in a low-k dielectric by providing a stiffening layer | |
WO2005067598A3 (en) | Compliant passivated edge seal for low-k interconnect structures | |
JP2014003257A (en) | Semiconductor device and manufacturing method of the same | |
WO2009155160A3 (en) | Multi-layer thick metallization structure for a microelectronic device, integrated circuit containing same, and method of manufacturing an integrated circuit containing same | |
TW200629414A (en) | Low-k dielectric layer formed from aluminosilicate precursors | |
TW200723448A (en) | Interconnect structure and fabrication method thereof and semiconductor device | |
TW200729243A (en) | Multi-layer electric insulated wire and transformer using the same | |
WO2006076083A3 (en) | Integrated circuit having structural support for a flip-chip interconnect pad and method therefor | |
TW200524070A (en) | Metal contact structure and method of manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980112816.0 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09721821 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011500986 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20107022353 Country of ref document: KR Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09721821 Country of ref document: EP Kind code of ref document: A2 |