WO2009152378A1 - Formation of solar cell-selective emitter using implant and anneal method - Google Patents

Formation of solar cell-selective emitter using implant and anneal method Download PDF

Info

Publication number
WO2009152378A1
WO2009152378A1 PCT/US2009/047109 US2009047109W WO2009152378A1 WO 2009152378 A1 WO2009152378 A1 WO 2009152378A1 US 2009047109 W US2009047109 W US 2009047109W WO 2009152378 A1 WO2009152378 A1 WO 2009152378A1
Authority
WO
WIPO (PCT)
Prior art keywords
doped region
approximately
ohms
square
ion implantation
Prior art date
Application number
PCT/US2009/047109
Other languages
French (fr)
Inventor
Babak Adibi
Edward S. Murrer
Original Assignee
Solar Implant Technologies Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Solar Implant Technologies Inc. filed Critical Solar Implant Technologies Inc.
Priority to CN200980128202.1A priority Critical patent/CN102150278A/en
Priority to JP2011513706A priority patent/JP2011524640A/en
Priority to EP09763666A priority patent/EP2319088A1/en
Publication of WO2009152378A1 publication Critical patent/WO2009152378A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02—Details
    • H01L31/0224—Electrodes
    • H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02—Details
    • H01L31/0236—Special surface textures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
    • H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN heterojunction type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/547—Monocrystalline silicon PV cells
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates generally to the field of solar cells. More particularly, the present invention relates to solar cell devices and methods of their formation.
  • the first step is to form a substrate that is configured to generate electron-hole pairs upon the reception of light.
  • One example of such a substrate includes a p-n junction.
  • the second step is to form conductive contacts on the substrate that are configured to conduct the charge from the separated electrons so that the charge can be conducted and carried away.
  • diffusion is used in the first step to form p-n junctions.
  • a paste of dopant is placed on the surface of the substrate. It is then heated up, driving the dopant into a particular depth and forming the junction.
  • a phosphorous dominant gas is introduced to the substrate. Heating is then used to drive the phosphorous into the substrate.
  • contact lines are screen printed onto the surface of the junction.
  • One of the main problems is the accumulation of unactivated dopants near the surface as the dopants are driven into the bulk of the material, which can vary the resistivity at different depths and regions of the substrate and thus lead to varying light absorption and electron-hole generation performance.
  • one problem encountered is the lack of utilization of the blue light as the result of formation of the so-called "dead layer.”
  • lateral positioning of the dopants across the substrate is especially difficult as the line widths and wafer thicknesses are getting smaller.
  • the solar cell industry is expected to require dopant lateral placements from 200 microns down to less than 50 microns. Such placement can be very difficult for the present methodology of diffusion and screen printing.
  • wafers get thinner from 150-200 microns of today down to less than 20 microns, vertical and batch diffusion and screen printing becomes extremely difficult or even impossible.
  • the electron-hole pair generation region of the solar cell would ideally have a low concentration of dopant and a high resistivity level, while the contact region (near or at the surface) of the solar cell would ideally have a high concentration of dopant and a low resistivity level.
  • Diffusion is unable to address each region separately and is limited to a sheet resistance of about 50 Ohms/square ( ⁇ /D) for both regions, which is not quite high enough for the electron-hole pair generation region and not quite low enough for the contact region.
  • the present invention provides methods for addressing the various ohmic losses arising from the use of older processes of doping solar substrate.
  • the present invention involves modifying the resistance of the substrate, contacts, busbars and fingers, the contact resistance of the metal-silicon interface, the resistance of backside metallization, and achieving the desired resistivity under the grid contact and in between the fingers.
  • the advantageous formation of a selective emitter and its ability to improve performance is possible through the use of the present invention.
  • the present invention is capable of being applied to grown single or mono-crystalline silicon, poly or multi-crystalline silicon, as well as very thin silicon or very thin film deposited silicon or other materials used for solar cell formation and other applications. It is also capable of being extended to atomic species placement for any other material used in the fabrication of junctions and/or contacts.
  • Application-specific ion implantation and annealing systems and methods can be employed by the present invention in order to provide the appropriate and independent placement and concentration of dopant both within the bulk of the material and laterally positioned across the substrate.
  • the use of accurate and highly accurately placed dopant and tailoring of dopant atomic profile is described below. Methods are described that address the requirements for heavily doped (10-40 Ohms/square) regions under the grid line, as well as methods to achieve lightly doped (80-160 Ohms/square) regions in between grid fingers.
  • Ideal sheet resistance levels of approximately 25 Ohms/square for the contact region under the grid line, which translates to a dopant concentration of approximately 1E20 per cubic centimeter, and approximately 100 Ohms/square for the electron-hole pair generation region between the grid fingers and/or below the contact region, which translates to a dopant concentration of approximately 1E19 per cubic centimeter, are able to be achieved through the use of the present invention.
  • the atomic dopant profile is simultaneously matched to provide the electrical junctions at the appropriate depth against the substrate background doping levels and to provide the resistivity required for the formation of the contacts on the surface.
  • Use of retrograde doping and flat atomic profile (box junctions) are also deployed, if desired. This methodology provides a simple, effective and inexpensive means for formation of a selective emitter and appropriate resistivity to enhance solar cells efficiency performance.
  • the dopants can be activated through the use of a traditional furnace anneal with long time anneal, the use of rapid annealing, such as rapid thermal anneal (RTA), or the use of very rapid temperature rise and cool down methods, such as laser annealing, flash lamp annealing, or employing a firing furnace at the end of the solar cell fabrication, which can employ a lower temperature when used with the implantation of the present invention.
  • RTA rapid thermal anneal
  • Controlled use of annealing time and temperature provides further enhancement of atomic profile within the substrate.
  • shorter time anneal is preferably used to ensure that dopant placement is not altered, but that full or near full activation is achieved.
  • a method of forming a solar cell is provided.
  • a semiconducting wafer is provided having a pre-doped region.
  • a first ion implantation of a dopant into the semiconducting wafer is performed to form a first doped region over the pre- doped region.
  • the first ion implantation has a concentration- versus-depth profile.
  • a second ion implantation of a dopant into the semiconducting wafer is performed to form a second doped region over the pre-doped region.
  • the second ion implantation has a concentration- versus-depth profile different from that of the first ion implantation.
  • At least one of the first doped region and the second doped region is configured to generate electron-hole pairs upon receiving light, and the first and second ion implantations are performed independently of one another.
  • a p-n junction is formed between the pre-doped region and the at least one of the first doped region and the second doped region that is configured to generate electron-hole pairs.
  • the semiconducting wafer is provided as a silicon substrate.
  • the first doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square.
  • the second doped region formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
  • the first doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square
  • the second doped region formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
  • the method further comprises the step of disposing metal contact lines on the surface of the semiconducting wafer, wherein the metal contact lines are configured to conduct electrical charge from at least one of the first and second doped regions.
  • the pre-doped region is p-type doped and the first and second doped regions are n-type doped.
  • the method further comprises the step of performing an annealing process on the semiconducting wafer after at least one of the ion implantation steps.
  • a method of forming a solar cell is provided.
  • a semiconducting wafer is provided having a pre-doped region.
  • a homogeneously doped region is formed in the semiconducting wafer over the pre-doped region by performing a first ion implantation of a dopant into the semiconducting wafer, wherein a p-n junction is formed between the pre-doped region and the homogeneously doped region and the homogeneously doped region is configured to generate electron-hole pairs upon receiving light.
  • a plurality of selectively doped regions are formed in the semiconducting wafer over the homogeneously doped region by performing a second ion implantation of a dopant into the semiconducting wafer. The first and second ion implantations are performed independently of one another, and the selectively doped regions have a higher concentration of dopant than the homogeneously doped region.
  • the semiconducting wafer is provided as a silicon substrate.
  • the homogeneously doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square.
  • each one of the selectively doped regions formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
  • the homogeneously doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square, and each one of the selectively doped regions formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
  • the method further comprises the step of disposing metal contact lines on the surface of the semiconducting wafer, wherein the metal contact lines are aligned over the plurality of selectively doped regions and are configured to conduct electrical charge from the plurality of selectively doped regions.
  • the method further comprises the step of forming a metallic seed layer near the surface of the semiconducting wafer, wherein the metallic seed layer is configured to act as a transition layer between the selectively doped regions and the metal contact lines.
  • the metallic seed layer comprises a suicide.
  • the step of forming the metallic seed layer comprises ion implanting at least one material into the semiconducting wafer, wherein the at least one material is chosen from the group consisting of: Ni, Ta, Ti, W, and Cu.
  • the pre-doped region is p-type doped and the homogeneously and selectively doped regions are n-type doped.
  • the method further comprises the step of performing an annealing process on the semiconducting wafer after at least one of the ion implantation steps. In some embodiments, the method further comprises the step of forming an anti-reflective coating layer over the homogeneously doped region. In some embodiments, the selectively doped regions are implanted in the semiconducting wafer at predetermined locations using a mask, wherein the mask comprises openings that are aligned with the predetermined location. In some embodiments, the mask is a contact mask disposed on the surface of the semiconducting wafer during the second ion implantation.
  • the mask is a physical mask disposed a predetermined distance above the surface of the semiconducting wafer during the second ion implantation.
  • the selectively doped regions are implanted in the semiconducting wafer at predetermined locations using a shaped ion beam, wherein the shaped ion beam is aligned with the predetermined locations.
  • the selectively doped regions are laterally spaced apart from one another a distance in the range of approximately 1 mm to approximately 3 mm.
  • a solar cell comprises a semiconducting wafer, a homogeneously doped region, a p-n junction, a plurality of selectively doped regions, and a plurality of metal contacts.
  • the semiconducting wafer has a background doped region.
  • the homogeneously doped region is formed in the semiconducting wafer over the background doped region by ion implanting a dopant into the semiconducting wafer and has a sheet resistance of between approximately 80 Ohms/square and approximately 160 Ohms/square.
  • the p-n junction is formed between the homogeneously doped region and the background doped region.
  • the selectively doped regions are formed in the semiconducting wafer over the homogeneously doped region by ion implanting a dopant into the semiconducting wafer.
  • Each one of the selectively doped regions has a sheet resistance of between approximately 10 Ohms/square and approximately 40 Ohms/square.
  • the metal contacts are disposed on the surface of the semiconducting wafer and are aligned over the plurality of selectively doped regions. The metal contacts are configured to conduct electrical charge from the plurality of selectively doped regions.
  • the semiconducting wafer is a silicon substrate.
  • the homogeneously doped region formed by the first ion implantation has a sheet resistance of approximately 100 Ohms/square.
  • each one of the selectively doped regions formed by the second ion implantation has a sheet resistance of approximately 25 Ohms/square.
  • the solar cell further comprises a metallic seed layer disposed over the selectively doped regions and under the metal contacts.
  • the metallic seed layer comprises a suicide.
  • the metallic seed layer comprises at least one material chosen from the group consisting of: Ni, Ta, Ti, W, and Cu.
  • the pre-doped region is p-type doped and the homogeneously and selectively doped regions are n-type doped.
  • the solar cell further comprises an anti-reflective coating layer disposed over the homogeneously doped region.
  • the selectively doped regions are laterally spaced apart from one another a distance in the range of approximately 1 mm to approximately 3 mm.
  • FIG. IA is a plan view of one embodiment of a solar cell in accordance with the principles of the present invention.
  • FIG. IB is a cross-sectional side view of one embodiment of a solar cell in accordance with the principles of the present invention.
  • FIG. 2 illustrates one embodiment of a method of forming a solar cell in accordance with the principles of the present invention.
  • FIG. 3 illustrates one embodiment of a homogeneous implantation in accordance with the principles of the present invention.
  • FIGS. 4A-C illustrate different embodiments of a selective implantation in accordance with the principles of the present invention.
  • FIG. 5 illustrates one embodiment of a contact seed implantation in accordance with the principles of the present invention.
  • FIG. 6 illustrates one embodiment of a metal contact formation in accordance with the principles of the present invention.
  • FIG. 7 illustrates one embodiment of an anti-reflective surface coating formation in accordance with the principles of the present invention.
  • FIG. 8 illustrates one embodiment of a profile tailoring graph in accordance with the principles of the present invention.
  • FIG. 9 is a graph illustrating the deficiencies in profile tailoring ability for solar cells that are doped using diffusion.
  • FIGS. 10A-B are graphs illustrating the advantages in profile tailoring ability for solar cells that are doped using ion implantation in accordance with the principles of the present invention.
  • FIGS. 1A-10B illustrate embodiments of a solar cell device, its characteristics, and its formation, with like elements being numbered alike.
  • FIGS. IA and IB illustrate a plan view and a cross-sectional side view, respectively, of one embodiment of a solar cell 100 drawn to different scales in accordance with the principles of the present invention.
  • the solar cell 100 comprises a wafer 110.
  • the wafer 110 is a 156 x 156 mm wafer.
  • the wafer 110 is formed of a semiconductor material, such as silicon (single or multi-crystalline), and comprises a p-n junction.
  • the p-n junction is formed from a p-type doped region 150 and an n-type doped region 160 being disposed next to one another.
  • Metal contact lines 120 are printed, or otherwise formed, on the surface of the wafer 110.
  • the contact lines 120 can also be formed from conductive material other than metal.
  • Conductive fingers 130 are also disposed on the surface of the wafer 110 to collect the electrical charge from the contact lines and carry it out to an external load. Although in FIGS. IA-B the contact lines are represented as five vertical lines 120 and the conductive fingers are represented as two horizontal lines 130, it is contemplated that other numbers, sizes, shapes, orientations, and arrangements of the contacts 120 and fingers 130 can be employed.
  • the shaded region within n-type doped region 160 represents a homogeneous emitter region that has been homogeneously doped with a low level of n-type dopant.
  • the patterned regions 170 disposed beneath the contact lines 120 near the surface of the wafer 110 represent selective emitter regions that have been selectively doped with a relatively high level of n- type dopant.
  • the ability of the solar cell to transfer the generated electrons from the homogeneous emitter region through the selective emitter regions to the contact lines is increased, while the risk of losing electricity to electron-hole pair recombination is reduced. Additionally, although bigger contact lines can conduct more electricity, they also block more light from entering the solar cell and being converted into electrons.
  • the contact lines can actually be made thinner, thereby allowing more light to enter the solar cell, while improving the solar cells ability to transfer the electrons from the electron-hole pair generating region to the contact lines.
  • the homogeneously doped region is doped to have a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square, while the selectively doped regions are doped to have a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square. In some embodiments, the homogeneously doped region is doped to have a sheet resistance of approximately 100 Ohms/square, while the selectively doped regions are doped to have a sheet resistance of approximately 25 Ohms/square. As previously mentioned, the prior art has been unable to attain these configurations.
  • the present invention employs independently performed ion implantations in the formation of these different regions.
  • FIG. 2 illustrates one embodiment of a method 200 of forming a solar cell in accordance with the principles of the present invention.
  • FIG. 2 shows one embodiment of certain steps being performed in a certain order, it is contemplated that the order of the steps can vary in other embodiments in accordance with the principles of the present invention.
  • the use of the terms “first” and “second” along with the terms “ion implantation” and “doped region” in the claims should not be interpreted to represent a particular order unless the claims expressly state otherwise.
  • the terms “first” and “second” are merely used to reflect the independent nature of the implantations and regions.
  • a semiconducting wafer is provided.
  • the semiconducting wafer is provided as a silicon substrate (having a mono- or poly-crystalline structure).
  • the semiconducting wafer is provided already having been doped.
  • the semiconducting wafer is pre-doped with a p-type dopant, thereby creating a p-type background region on which the other aspects of the solar cell can be formed.
  • the semiconducting wafer is pre-doped with an n-type dopant, thereby creating a n-type background region on which the other aspects of the solar cell can be formed.
  • the pre-doped background region is doped to have a sheet resistance in a range of approximately 30 Ohms/square to approximately 70 Ohms/square.
  • the semiconducting wafer is homogeneously doped with a low concentration level of dopant using an ion implantation process.
  • this step is achieved through blanket implantation of dopant in the pre-doped semiconducting wafer.
  • FIG. 3 illustrates one embodiment of a homogeneous ion implantation of dopant 305 into a semiconductor wafer 310, similar to wafer 110 in FIG. IB.
  • This ion implantation 305 forms a homogeneously doped region 360 in the semiconductor wafer 310 over the pre- doped region 350.
  • This blanket homogeneous layer 360 is configured to generate electron- hole pairs as a result of the incidence of light.
  • This homogeneous layer 360 requires a low level of dopant (high resistivity) in order to not adversely affect the formation of charge carriers.
  • N- or p-type dopant is implanted deep into the wafer 310 at low to medium doping levels, thereby forming a junction against the pre-doped material.
  • this junction is a p-n junction formed at the junction between the pre-doped region 350 and the homogeneously doped region 360.
  • the pre-doped region 350 is p-type doped, while the homogeneously doped region 360 is n-type doped.
  • other doping configurations are within the scope of the present invention.
  • the dopant is implanted and the junction is formed to and at a predetermined depth, such as according to manufacturer requirements.
  • the depth and level of dopant is determined by the specific PV manufacturer resistivity and junction requirements.
  • Various models can be used to pre-analyze and form a tailored atomic profile for this purpose.
  • the information can be fed into the implant and anneal systems to meet the requirements.
  • the distance of the junction from the surface of the wafer is determined by the amount of energy used in the ion beam during the ion implantation of the dopant. In some embodiments, the amount of energy is in the range of 1 to 150 KeV, depending on the desired specifications for the solar cell device.
  • the dopant concentration, and consequently the sheet resistance, of any of the regions being implanted with dopant, whether they be homogeneously implanted or selectively implanted, can be determined by the beam current of the ion implantation system.
  • the species of the gas being ionized in the ion implantation system for the ion beam determines whether the doping will be either n-type or p-type.
  • phosphorous and arsenic each result in n-type doping, while boron results in p-type doping.
  • plasma implant technology is employed.
  • an implantation system (not shown) having a high productivity is used for the doping of the different regions.
  • Such an implantation system is the subject of co-pending U.S. Provisional Application Serial Number 61/131,688, filed June 11, 2008, entitled "APPLICATIONS SPECIFIC IMPLANT SYSTEM FOR USE IN SOLAR CELL FABRICATIONS,” which is hereby incorporated by reference in its entirety as if set forth herein.
  • either a spot beam or a widened beam is used to provide full coverage across the wafer at a productivity of one-thousand or more wafers per hour.
  • the semiconducting wafer is selectively doped with a high concentration level of dopant using a direct and/or plasma ion implantation process, thereby forming a selective emitter region on the wafer.
  • the ion implantation process used in the step 230 is preferably independent of the ion implantation process used in the step 220.
  • the appropriate depth and doping level through the adjustment of implant energy and dose, are selected to provide very high dopant concentration (low resistivity) at or near the surface of the substrate.
  • This can be achieved through multiple implants at varying energies and doses or as a continuum of variability to provide a tailored profile, which will be discussed in further detail below with respect to FIGS. 8-lOB.
  • the purpose of the selective doping is to achieve the surface resistivity required for the subsequent contact formation. As the requirements for the fabrications of the contact migrates from screen printing to lithography or ink jet printing or other novel methods, the surface resistivity can be adjusted to meet the requirements. Additionally, if any surface passivation method is deployed, the implant conditions can be adopted to cope to such variations.
  • FIGS. 4A-C illustrate different embodiments of a selective implantation in accordance with the principles of the present invention.
  • FIG. 4 A illustrates one embodiment where the ion implantation 405 is performed through the use of a physical mask layer 472 within the implant system that scribes the required implant regions 470 only.
  • the physical mask layer 472 is disposed a predetermined distance above the surface of the semiconducting wafer 310.
  • the ion beam can be shaped, such as shown in FIG. 4C, in order to improve implant efficiency.
  • FIG. 4B illustrates one embodiment where the ion implantation 405 is performed through a contact mask layer 474 disposed on the surface of the semiconducting wafer 310.
  • the contact mask layer 474 only scribes the required implant regions 470.
  • the contact mask layer 474 is formed through a coating.
  • the contact mask layer 474 can be formed through the use of a lithographic, screen printing step or other deposition and removal processes.
  • FIG. 4C illustrates one embodiment where the ion beam 405 is tailored to dope only the required implant regions 470 on semiconducting wafer 310.
  • the implant beam 405 is formed to meet the grid line dimension, thereby only implanting the region(s) of interest.
  • the selectively doped regions extend down to the pre-doped region 350, while in some embodiments, such as in FIG. IB, the selectively doped regions do not extend all the way down to the pre-doped region 150.
  • the implantation steps 220 and 230 can be repeated as many times as necessary to achieve the desired results.
  • a contact seed layer preferably metallic, is implanted over the selectively doped regions in order to create a transition layer between the semiconducting wafer and the metal (or otherwise conductive) contact that will eventually be disposed on the surface of the semiconducting wafer.
  • the formation of this contact seed layer can serve to affect the work function of the contact/semiconductor interface, to improve the electrical contact between the semiconductor material and metal contact.
  • FIG. 5 illustrates one embodiment of a contact seed implantation 505 in accordance with the principles of the present invention.
  • a relatively high dose of metal implantation 580 at or very near the surface and above the selectively doped regions 470 can form a suicided layer.
  • a contact mask layer 576 can be used to properly align the implantation.
  • any of the implantation alignment methods shown in FIGS. 4A-C can be used to properly align and form the contact seed region over the selective emitter region. This transition layer step can even be used to improve traditional emitter performance.
  • the implanted region can be made slightly smaller in order to minimize the contact leakage and formation of a Schottky diode.
  • Metal-to-semiconductor contacts are present in every Photovoltaic device including those in the prior art. They can behave either as a Schottky barrier or as an Ohmic contact dependent on the characteristics of the interface. Therefore, control and management of this interface is of benefit in improving the performance of solar cells.
  • metal (or otherwise conductive) contact lines are placed on the surface of the semiconducting wafer.
  • the metal contact lines are formed on the surface of the semiconducting wafer, such as by printing, or using photolithography and plating .
  • FIG. 6 illustrates one embodiment of a metal contact formation in accordance with the principles of the present invention.
  • the metal contact lines 690 have been aligned over the plurality of selectively doped regions 470 using a contact mask 576 similar to the mask used in the seed implantation step.
  • the contact lines 690 are configured to conduct electrical charge from the selectively doped regions 470.
  • an anti-reflective coating layer is formed over the homogeneously doped region.
  • the anti-reflective coating layer is formed by depositing an anti-reflective coating material over the homogeneously doped region. Materials that can be used to form the anti-reflective coating layer include, but are not limited to, SiO2 and Si3N4).
  • the already-formed anti-reflective coating layer on the wafer can be enhanced by applying ion implantation to it.
  • FIG. 7 illustrates one embodiment of an anti-reflective coating layer 795 formed over the homogeneously doped region of the semiconducting wafer.
  • FIG. 7 also illustrates one embodiment of the spacing between the selectively doped regions 470.
  • the selectively doped regions 470 are laterally spaced apart from one another a distance in the range of approximately 1 mm to approximately 3 mm.
  • other spacing dimensions are within the scope of the present invention.
  • an annealing process is performed on the wafer.
  • the annealing step heats the semiconducting wafer to a temperature near, but below, its melting point and restores damage that was inflicted upon the crystal structure of the semiconducting wafer due to any of the ion implantation steps.
  • the annealing step can comprise furnace annealing.
  • a laser annealing or flash lamp annealing can be used in place of the furnace annealing.
  • FIG. 2 shows the annealing step being performed at the end of the method, it is contemplated that it can be performed at any point.
  • the annealing process is performed immediately subsequent to any or each of the ion implantation steps, while in other embodiments, a single annealing process is performed after all of the ion implantations are complete.
  • the timing of the annealing process will not affect the subsequent steps processing, be it implant or other PV fabrication steps.
  • a registration mark on the semiconducting wafer maybe used to align the formation of features. This can be achieved prior to the implant through various methods and is dependent on the capability of the PV manufacturer and their requirements.
  • a simple method would be to laser scribe registration marks inline to present semiconductor registration marks. However the requirements for photovoltaic applications are not as stringent as semiconductors, and thus a simple registration mark will suffice.
  • the doping under the grid lines can also be tailored, laterally, to form a low resistivity region that can be potentially larger or smaller than the contact grid lines. This can be advantageous as it can reduce the potential of electrical leakage from the grid lines to the rest of the wafer. Such leakage can reduce the efficiency of cell performance.
  • An adjustment of the implant beam dimension or physical mask can provide such capability. The magnitude of such leakage can be reduced or eliminated through the advantageous placement of dopant laterally as well.
  • the tailoring of the atomic profile can further be enhanced by the use of additional implants at various energies (depth) and dose (doping levels) to achieve the optimal profile for best achievable cell performance. In some embodiments, such combination implants are a series of lower dose and faster implants that can provide high productivity and tailored profiles.
  • Such methods can be extended to the formation of a box junction, providing a flat top profile with an abrupt deep junction drop in atomic distribution.
  • the deep junctions can be graded to provide a gentle transition from high to low doping regions, and thus prevent the formation of electrical barriers.
  • Additional implants can also be used at the end of the PV fabrication process as a remediation implant. This can be in the traditional sense of the retrograde implants as deployed in semiconductor applications. It can also be used where an implant is carried out subsequent to formation of the surface and deep junction resistivity or at the final completion of the cell fabrication. If a cell does not meet the final testing specifications, a trimming implant as a remediation step can be used to improve the performance. Alternatively, a very light doping around the edges of the grid line could be used to prevent further leakage, if the final testing shows an adverse effect.
  • the employment by the present invention of multiple independent dopant implants through ion implantation enables the shaping of an atomic profile of a solar cell device according to the user's preferences or requirements.
  • Some users may prefer a boxed junction (or box profile) as an ideal abrupt junction at a certain depth.
  • Other users may prefer a rolling profile from the surface down to the junction depth (background doping).
  • Another group of users may prefer a very peaky profile at a shallow depth, followed by a gentle rolling profile all the way to the background doping. So far, those skilled in the art have not been able to achieve the advantage of being able to efficiently and effectively control the shape of the atomic profile and have been limited to a simple Gaussian distribution.
  • the present invention uses multiple independent dopant implants having predetermined different concentration-versus-depth profiles in order to tailor the total atomic profile of the solar cell according to the user's preferences.
  • FIG. 8 illustrates one embodiment of a profile tailoring graph 800 in accordance with the principles of the present invention.
  • the graph 800 represents the atomic profile of a solar cell with respect to dopant concentration (At./cm3) versus its dopant depth (Ang.).
  • the total atomic profile is represented by line 810.
  • the dopant concentration (and thus the resistivity) of the solar cell can be precisely adjusted and controlled across predetermined depths by the user.
  • Graph 800 shows three different implantation profiles 812, 814, and 816.
  • the present invention combines them to effectively tailor the shape of the total atomic profile.
  • the present invention enables the user to effectively control the junction depth 840, where the implanted dopant of one type (such as n-type dopant) meets the dopant of the pre-doped background region 820 (such as p-type dopant).
  • the user is also enabled to also control the dopant concentration 830 at or near the surface of the solar cell.
  • the present invention allows the user to control the surface concentration 830 and the junction depth 840 independently of one another.
  • the atomic profile is tailored to have the junction depth in the range of approximately 0.01 micrometers to approximately 0.5 micrometers. In some embodiments, the atomic profile is tailored to have the surface concentration in the range of approximately 5El 8 At./cm3 to approximately 4.8E21 At./cm3). However, it is contemplated that the atomic profile can be tailored to have different junction depths and surface concentrations.
  • FIG. 9 is a graph 900 illustrating the deficiencies in profile tailoring ability for solar cells that are doped using diffusion.
  • line 910 represents an atomic profile for a solar cell.
  • the use of diffusion to dope the semiconducting wafer prevents the user from being able to independently control the surface concentration and the junction depth.
  • the user is limited to either making the profile 910 deeper by simply increasing the concentration and depth together to line 910' or making the profile 910 shallower by decreasing the concentration and depth together to line 910".
  • the user is not able to change the shape of the atomic profile and affect one aspect of the atomic profile more than the other.
  • FIGS. 10A-B are graphs illustrating the advantages in profile tailoring ability for solar cells that are doped using ion implantation in accordance with the principles of the present invention.
  • the atomic profile 1010 in terms of concentration- versus-depth is illustrated for a solar cell formed using prior art methods.
  • the profile 1010 is limited to a simple Gaussian distribution, making it difficult for the electrons generated in the electron-hole pair generating region to travel up to the contacts.
  • the steep slope of the profile 1010 reflects the significant increase in dopant concentration (and thus resistivity) as the electrons travel towards conductive contacts at the surface of the wafer. This steep slope can make it more difficult for the electrons to reach the contacts, thus resulting in an undesirable loss of electricity.
  • the atomic profile 1010' in terms of concentration- versus- depth is illustrated for a solar cell formed using the multiple ion implants of the present invention.
  • the profile 1010' can be shaped to form a more gradual (less steep) increase in concentration as the electrons travel towards the contacts at the surface of the semiconducting wafer. This tailoring of the atomic profile is made possible by the use of multiple ion implants to independently control the junction depth and the surface concentration, as well as everything in between.
  • the different implantations 812, 814, and 816 can determine different aspects of the solar cell.
  • line 812 the mid-range implant
  • lines 814 and 816 are added as a series of selective implants to provide the selective emitter region.
  • These implantation steps can be performed either on blanket substrates, without any covering, or through any anti-reflective covering (e.g., nitride, oxide or any other films), as well as on surface texturing that is required for solar cell fabrications. In the case of texturing, ion implantation provides a good adherence to the surface contour, and thus improves the contact formation.
  • Graph 800 of FIG. 8 shows surface coating 850, such as the anti-reflective coating previously discussed. This coating can be any thickness.
  • SITI-00200 and "SOLAR CELL FABRICATION WITH FACETING AND IMPLANTATION,” by Babak Adibi and Edward S. Murrer, filed June 24, 2008, having Attorney Docket No. SITI-00400. It is contemplated that any of the features described within these co-pending patent applications can be incorporated into the present invention.

Abstract

A method of forming a solar cell, the method comprising: providing a semiconducting wafer having a pre-doped region; performing a first ion implantation of a dopant into the semiconducting wafer to form a first doped region over the pre-doped region, wherein the first ion implantation has a concentration-versus-depth profile; and performing a second ion implantation of a dopant into the semiconducting wafer to form a second doped region over the pre-doped region, wherein the second ion implantation has a concentration-versus-depth profile different from that of the first ion implantation, wherein at least one of the first doped region and the second doped region is configured to generate electron-hole pairs upon receiving light, and wherein the first and second ion implantations are performed independently of one another.

Description

FORMATION OF SOLAR CELL-SELECTIVE EMITTER USING IMPLANT AND ANNEAL METHOD
CROSS-REFERENCE TO RELATED APPLICATIONS This application claims priority to co-pending U.S. Provisional Application Serial
Number 61/131,687, filed June 11, 2008, entitled "SOLAR CELL FABRICATION USING IMPLANTATION," co-pending U.S. Provisional Application Serial Number 61/131,688, filed June 11, 2008, entitled "APPLICATIONS SPECFIC IMPLANT SYSTEM FOR USE IN SOLAR CELL FABRICATIONS," co-pending U.S. Provisional Application Serial Number 61/131 ,698, filed June 11, 2008, entitled "FORMATION OF SOLAR CELL- SELECTIVE EMITTER USING IMPLANTATION AND ANNEAL METHODS," co- pending U.S. Provisional Application Serial Number 61/133,028, filed June 24, 2008, entitled "SOLAR CELL FABRICATION WITH FACETING AND IMPLANTATION," and co- pending U.S. Provisional Application Serial Number 61/210,545, filed March 20, 2009, entitled "ADVANCED HIGH EFFICIENCY CRYSTALLINE SOLAR CELL
FABRICATIONS METHOD," which are all hereby incorporated by reference as if set forth herein.
FIELD OF THE INVENTION The present invention relates generally to the field of solar cells. More particularly, the present invention relates to solar cell devices and methods of their formation.
BACKGROUND OF THE INVENTION There are two major steps in making solar cells. The first step is to form a substrate that is configured to generate electron-hole pairs upon the reception of light. One example of such a substrate includes a p-n junction. The second step is to form conductive contacts on the substrate that are configured to conduct the charge from the separated electrons so that the charge can be conducted and carried away.
Currently, diffusion is used in the first step to form p-n junctions. A paste of dopant is placed on the surface of the substrate. It is then heated up, driving the dopant into a particular depth and forming the junction. Alternatively, a phosphorous dominant gas is introduced to the substrate. Heating is then used to drive the phosphorous into the substrate. In the second step, contact lines are screen printed onto the surface of the junction. The use of diffusion of dopant from the surface into the substrate is plagued by problems. One of the main problems is the accumulation of unactivated dopants near the surface as the dopants are driven into the bulk of the material, which can vary the resistivity at different depths and regions of the substrate and thus lead to varying light absorption and electron-hole generation performance. In particular, one problem encountered is the lack of utilization of the blue light as the result of formation of the so-called "dead layer."
Additionally, lateral positioning of the dopants across the substrate is especially difficult as the line widths and wafer thicknesses are getting smaller. For example, for selective emitter applications, the solar cell industry is expected to require dopant lateral placements from 200 microns down to less than 50 microns. Such placement can be very difficult for the present methodology of diffusion and screen printing. Moreover, as wafers get thinner, from 150-200 microns of today down to less than 20 microns, vertical and batch diffusion and screen printing becomes extremely difficult or even impossible.
Furthermore, the use of diffusion has been unable to provide the ideal levels of dopant concentration and resulting resistivity. The electron-hole pair generation region of the solar cell would ideally have a low concentration of dopant and a high resistivity level, while the contact region (near or at the surface) of the solar cell would ideally have a high concentration of dopant and a low resistivity level. Diffusion is unable to address each region separately and is limited to a sheet resistance of about 50 Ohms/square (Ω/D) for both regions, which is not quite high enough for the electron-hole pair generation region and not quite low enough for the contact region.
SUMMARY OF THE INVENTION The present invention provides methods for addressing the various ohmic losses arising from the use of older processes of doping solar substrate. The present invention involves modifying the resistance of the substrate, contacts, busbars and fingers, the contact resistance of the metal-silicon interface, the resistance of backside metallization, and achieving the desired resistivity under the grid contact and in between the fingers. Moreover, the advantageous formation of a selective emitter and its ability to improve performance is possible through the use of the present invention. The present invention is capable of being applied to grown single or mono-crystalline silicon, poly or multi-crystalline silicon, as well as very thin silicon or very thin film deposited silicon or other materials used for solar cell formation and other applications. It is also capable of being extended to atomic species placement for any other material used in the fabrication of junctions and/or contacts.
Application-specific ion implantation and annealing systems and methods can be employed by the present invention in order to provide the appropriate and independent placement and concentration of dopant both within the bulk of the material and laterally positioned across the substrate. The use of accurate and highly accurately placed dopant and tailoring of dopant atomic profile is described below. Methods are described that address the requirements for heavily doped (10-40 Ohms/square) regions under the grid line, as well as methods to achieve lightly doped (80-160 Ohms/square) regions in between grid fingers. Ideal sheet resistance levels of approximately 25 Ohms/square for the contact region under the grid line, which translates to a dopant concentration of approximately 1E20 per cubic centimeter, and approximately 100 Ohms/square for the electron-hole pair generation region between the grid fingers and/or below the contact region, which translates to a dopant concentration of approximately 1E19 per cubic centimeter, are able to be achieved through the use of the present invention.
Additionally, through the use of tailored parameters, the atomic dopant profile is simultaneously matched to provide the electrical junctions at the appropriate depth against the substrate background doping levels and to provide the resistivity required for the formation of the contacts on the surface. Use of retrograde doping and flat atomic profile (box junctions) are also deployed, if desired. This methodology provides a simple, effective and inexpensive means for formation of a selective emitter and appropriate resistivity to enhance solar cells efficiency performance.
The dopants can be activated through the use of a traditional furnace anneal with long time anneal, the use of rapid annealing, such as rapid thermal anneal (RTA), or the use of very rapid temperature rise and cool down methods, such as laser annealing, flash lamp annealing, or employing a firing furnace at the end of the solar cell fabrication, which can employ a lower temperature when used with the implantation of the present invention. Controlled use of annealing time and temperature provides further enhancement of atomic profile within the substrate. In the present invention, shorter time anneal is preferably used to ensure that dopant placement is not altered, but that full or near full activation is achieved.
In one aspect of the invention, a method of forming a solar cell is provided. A semiconducting wafer is provided having a pre-doped region. A first ion implantation of a dopant into the semiconducting wafer is performed to form a first doped region over the pre- doped region. The first ion implantation has a concentration- versus-depth profile. A second ion implantation of a dopant into the semiconducting wafer is performed to form a second doped region over the pre-doped region. The second ion implantation has a concentration- versus-depth profile different from that of the first ion implantation. At least one of the first doped region and the second doped region is configured to generate electron-hole pairs upon receiving light, and the first and second ion implantations are performed independently of one another.
In some embodiments, a p-n junction is formed between the pre-doped region and the at least one of the first doped region and the second doped region that is configured to generate electron-hole pairs. In some embodiments, the semiconducting wafer is provided as a silicon substrate.
In some embodiments, the first doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square. In some embodiments, the second doped region formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square. In some embodiments, the first doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square, and the second doped region formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square. In some embodiments, the method further comprises the step of disposing metal contact lines on the surface of the semiconducting wafer, wherein the metal contact lines are configured to conduct electrical charge from at least one of the first and second doped regions. In some embodiments, the pre-doped region is p-type doped and the first and second doped regions are n-type doped. In some embodiments, the method further comprises the step of performing an annealing process on the semiconducting wafer after at least one of the ion implantation steps.
In another aspect of the invention, a method of forming a solar cell is provided. A semiconducting wafer is provided having a pre-doped region. A homogeneously doped region is formed in the semiconducting wafer over the pre-doped region by performing a first ion implantation of a dopant into the semiconducting wafer, wherein a p-n junction is formed between the pre-doped region and the homogeneously doped region and the homogeneously doped region is configured to generate electron-hole pairs upon receiving light. A plurality of selectively doped regions are formed in the semiconducting wafer over the homogeneously doped region by performing a second ion implantation of a dopant into the semiconducting wafer. The first and second ion implantations are performed independently of one another, and the selectively doped regions have a higher concentration of dopant than the homogeneously doped region.
In some embodiments, the semiconducting wafer is provided as a silicon substrate. In some embodiments, the homogeneously doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square. In some embodiments, each one of the selectively doped regions formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square. In some embodiments, the homogeneously doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square, and each one of the selectively doped regions formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
In some embodiments, the method further comprises the step of disposing metal contact lines on the surface of the semiconducting wafer, wherein the metal contact lines are aligned over the plurality of selectively doped regions and are configured to conduct electrical charge from the plurality of selectively doped regions.
In some embodiments, the method further comprises the step of forming a metallic seed layer near the surface of the semiconducting wafer, wherein the metallic seed layer is configured to act as a transition layer between the selectively doped regions and the metal contact lines. In some embodiments, the metallic seed layer comprises a suicide. In some embodiments, the step of forming the metallic seed layer comprises ion implanting at least one material into the semiconducting wafer, wherein the at least one material is chosen from the group consisting of: Ni, Ta, Ti, W, and Cu. In some embodiments, the pre-doped region is p-type doped and the homogeneously and selectively doped regions are n-type doped. In some embodiments, the method further comprises the step of performing an annealing process on the semiconducting wafer after at least one of the ion implantation steps. In some embodiments, the method further comprises the step of forming an anti-reflective coating layer over the homogeneously doped region. In some embodiments, the selectively doped regions are implanted in the semiconducting wafer at predetermined locations using a mask, wherein the mask comprises openings that are aligned with the predetermined location. In some embodiments, the mask is a contact mask disposed on the surface of the semiconducting wafer during the second ion implantation. In some embodiments, the mask is a physical mask disposed a predetermined distance above the surface of the semiconducting wafer during the second ion implantation. In some embodiments, the selectively doped regions are implanted in the semiconducting wafer at predetermined locations using a shaped ion beam, wherein the shaped ion beam is aligned with the predetermined locations. In some embodiments, the selectively doped regions are laterally spaced apart from one another a distance in the range of approximately 1 mm to approximately 3 mm.
In yet another aspect of the invention, a solar cell is provided. The solar cell comprises a semiconducting wafer, a homogeneously doped region, a p-n junction, a plurality of selectively doped regions, and a plurality of metal contacts. The semiconducting wafer has a background doped region. The homogeneously doped region is formed in the semiconducting wafer over the background doped region by ion implanting a dopant into the semiconducting wafer and has a sheet resistance of between approximately 80 Ohms/square and approximately 160 Ohms/square. The p-n junction is formed between the homogeneously doped region and the background doped region. The selectively doped regions are formed in the semiconducting wafer over the homogeneously doped region by ion implanting a dopant into the semiconducting wafer. Each one of the selectively doped regions has a sheet resistance of between approximately 10 Ohms/square and approximately 40 Ohms/square. The metal contacts are disposed on the surface of the semiconducting wafer and are aligned over the plurality of selectively doped regions. The metal contacts are configured to conduct electrical charge from the plurality of selectively doped regions. In some embodiments, the semiconducting wafer is a silicon substrate. In some embodiments, the homogeneously doped region formed by the first ion implantation has a sheet resistance of approximately 100 Ohms/square. In some embodiments, each one of the selectively doped regions formed by the second ion implantation has a sheet resistance of approximately 25 Ohms/square.
In some embodiments, the solar cell further comprises a metallic seed layer disposed over the selectively doped regions and under the metal contacts. In some embodiments, the metallic seed layer comprises a suicide. In some embodiments, the metallic seed layer comprises at least one material chosen from the group consisting of: Ni, Ta, Ti, W, and Cu. In some embodiments, the pre-doped region is p-type doped and the homogeneously and selectively doped regions are n-type doped. In some embodiments, the solar cell further comprises an anti-reflective coating layer disposed over the homogeneously doped region. In some embodiments, the selectively doped regions are laterally spaced apart from one another a distance in the range of approximately 1 mm to approximately 3 mm. BRIEF DESCRPTION OF THE DRAWINGS
FIG. IA is a plan view of one embodiment of a solar cell in accordance with the principles of the present invention.
FIG. IB is a cross-sectional side view of one embodiment of a solar cell in accordance with the principles of the present invention.
FIG. 2 illustrates one embodiment of a method of forming a solar cell in accordance with the principles of the present invention.
FIG. 3 illustrates one embodiment of a homogeneous implantation in accordance with the principles of the present invention. FIGS. 4A-C illustrate different embodiments of a selective implantation in accordance with the principles of the present invention.
FIG. 5 illustrates one embodiment of a contact seed implantation in accordance with the principles of the present invention.
FIG. 6 illustrates one embodiment of a metal contact formation in accordance with the principles of the present invention.
FIG. 7 illustrates one embodiment of an anti-reflective surface coating formation in accordance with the principles of the present invention.
FIG. 8 illustrates one embodiment of a profile tailoring graph in accordance with the principles of the present invention. FIG. 9 is a graph illustrating the deficiencies in profile tailoring ability for solar cells that are doped using diffusion.
FIGS. 10A-B are graphs illustrating the advantages in profile tailoring ability for solar cells that are doped using ion implantation in accordance with the principles of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the described embodiments will be readily apparent to those skilled in the art and the generic principles herein may be applied to other embodiments. Thus, the present invention is not intended to be limited to the embodiment shown but is to be accorded the widest scope consistent with the principles and features described herein. FIGS. 1A-10B illustrate embodiments of a solar cell device, its characteristics, and its formation, with like elements being numbered alike.
FIGS. IA and IB illustrate a plan view and a cross-sectional side view, respectively, of one embodiment of a solar cell 100 drawn to different scales in accordance with the principles of the present invention. The solar cell 100 comprises a wafer 110. In some embodiments, the wafer 110 is a 156 x 156 mm wafer. Preferably, the wafer 110 is formed of a semiconductor material, such as silicon (single or multi-crystalline), and comprises a p-n junction. The p-n junction is formed from a p-type doped region 150 and an n-type doped region 160 being disposed next to one another. Metal contact lines 120 are printed, or otherwise formed, on the surface of the wafer 110. It is contemplated that the contact lines 120 can also be formed from conductive material other than metal. Conductive fingers 130 are also disposed on the surface of the wafer 110 to collect the electrical charge from the contact lines and carry it out to an external load. Although in FIGS. IA-B the contact lines are represented as five vertical lines 120 and the conductive fingers are represented as two horizontal lines 130, it is contemplated that other numbers, sizes, shapes, orientations, and arrangements of the contacts 120 and fingers 130 can be employed.
In operation, as light comes into the semiconductor material of the wafer 110 through the exposed surface 140 between the contact lines 120 and fingers 130, it is converted into electron-hole pairs, typically within the n-type doped region 160. The electrons go one way, getting attracted into the contacts 120, while the holes go the other way, towards the p-type doped region 150. The more dopant there is within a particular region, the more the electron- hole pairs are recaptured within that region, resulting in more lost electricity. Therefore, it is beneficial to control the level of doping for different regions. In regions where the light is to be converted into electron-hole pairs, the level of doping should be relatively low. In regions where the charge is to go through the contact lines 120, the level of doping should be high. In FIG. IB, the shaded region within n-type doped region 160 represents a homogeneous emitter region that has been homogeneously doped with a low level of n-type dopant. The patterned regions 170 disposed beneath the contact lines 120 near the surface of the wafer 110 represent selective emitter regions that have been selectively doped with a relatively high level of n- type dopant.
As a result of minimizing the dopant concentration (thereby, maximizing the resistivity) of the homogeneous emitter region and maximizing the dopant concentration (thereby, minimizing the resistivity) of the selective emitter regions, the ability of the solar cell to transfer the generated electrons from the homogeneous emitter region through the selective emitter regions to the contact lines is increased, while the risk of losing electricity to electron-hole pair recombination is reduced. Additionally, although bigger contact lines can conduct more electricity, they also block more light from entering the solar cell and being converted into electrons. By maximizing the dopant concentration of the selective emitter regions near the contact lines, the contact lines can actually be made thinner, thereby allowing more light to enter the solar cell, while improving the solar cells ability to transfer the electrons from the electron-hole pair generating region to the contact lines.
In some embodiments, the homogeneously doped region is doped to have a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square, while the selectively doped regions are doped to have a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square. In some embodiments, the homogeneously doped region is doped to have a sheet resistance of approximately 100 Ohms/square, while the selectively doped regions are doped to have a sheet resistance of approximately 25 Ohms/square. As previously mentioned, the prior art has been unable to attain these configurations.
In order to achieve these or similar dopant concentration and sheet resistance levels, and their accompanying benefits, the present invention employs independently performed ion implantations in the formation of these different regions.
FIG. 2 illustrates one embodiment of a method 200 of forming a solar cell in accordance with the principles of the present invention. Although FIG. 2 shows one embodiment of certain steps being performed in a certain order, it is contemplated that the order of the steps can vary in other embodiments in accordance with the principles of the present invention. Additionally, the use of the terms "first" and "second" along with the terms "ion implantation" and "doped region" in the claims should not be interpreted to represent a particular order unless the claims expressly state otherwise. The terms "first" and "second" are merely used to reflect the independent nature of the implantations and regions.
At a step 210, a semiconducting wafer is provided. In some embodiments, the semiconducting wafer is provided as a silicon substrate (having a mono- or poly-crystalline structure). The semiconducting wafer is provided already having been doped. In some embodiments, the semiconducting wafer is pre-doped with a p-type dopant, thereby creating a p-type background region on which the other aspects of the solar cell can be formed. In other embodiments, the semiconducting wafer is pre-doped with an n-type dopant, thereby creating a n-type background region on which the other aspects of the solar cell can be formed. In some embodiments, the pre-doped background region is doped to have a sheet resistance in a range of approximately 30 Ohms/square to approximately 70 Ohms/square.
At a step 220, the semiconducting wafer is homogeneously doped with a low concentration level of dopant using an ion implantation process. In some embodiments, this step is achieved through blanket implantation of dopant in the pre-doped semiconducting wafer. FIG. 3 illustrates one embodiment of a homogeneous ion implantation of dopant 305 into a semiconductor wafer 310, similar to wafer 110 in FIG. IB. This ion implantation 305 forms a homogeneously doped region 360 in the semiconductor wafer 310 over the pre- doped region 350. This blanket homogeneous layer 360 is configured to generate electron- hole pairs as a result of the incidence of light. This homogeneous layer 360 requires a low level of dopant (high resistivity) in order to not adversely affect the formation of charge carriers. N- or p-type dopant is implanted deep into the wafer 310 at low to medium doping levels, thereby forming a junction against the pre-doped material. In some embodiments, this junction is a p-n junction formed at the junction between the pre-doped region 350 and the homogeneously doped region 360. Preferably, the pre-doped region 350 is p-type doped, while the homogeneously doped region 360 is n-type doped. However, other doping configurations are within the scope of the present invention.
The dopant is implanted and the junction is formed to and at a predetermined depth, such as according to manufacturer requirements. In some embodiments, the depth and level of dopant is determined by the specific PV manufacturer resistivity and junction requirements. Various models can be used to pre-analyze and form a tailored atomic profile for this purpose. The information can be fed into the implant and anneal systems to meet the requirements.
The distance of the junction from the surface of the wafer is determined by the amount of energy used in the ion beam during the ion implantation of the dopant. In some embodiments, the amount of energy is in the range of 1 to 150 KeV, depending on the desired specifications for the solar cell device. The dopant concentration, and consequently the sheet resistance, of any of the regions being implanted with dopant, whether they be homogeneously implanted or selectively implanted, can be determined by the beam current of the ion implantation system. The species of the gas being ionized in the ion implantation system for the ion beam determines whether the doping will be either n-type or p-type. For example, phosphorous and arsenic each result in n-type doping, while boron results in p-type doping. It is contemplated that various ion implantation systems can be used in the present invention. In some embodiments, plasma implant technology is employed. In some embodiments, an implantation system (not shown) having a high productivity is used for the doping of the different regions. Such an implantation system is the subject of co-pending U.S. Provisional Application Serial Number 61/131,688, filed June 11, 2008, entitled "APPLICATIONS SPECIFIC IMPLANT SYSTEM FOR USE IN SOLAR CELL FABRICATIONS," which is hereby incorporated by reference in its entirety as if set forth herein. In some embodiments, either a spot beam or a widened beam is used to provide full coverage across the wafer at a productivity of one-thousand or more wafers per hour. At a step 230, the semiconducting wafer is selectively doped with a high concentration level of dopant using a direct and/or plasma ion implantation process, thereby forming a selective emitter region on the wafer. The ion implantation process used in the step 230 is preferably independent of the ion implantation process used in the step 220.
In this selective doping step, the appropriate depth and doping level, through the adjustment of implant energy and dose, are selected to provide very high dopant concentration (low resistivity) at or near the surface of the substrate. This can be achieved through multiple implants at varying energies and doses or as a continuum of variability to provide a tailored profile, which will be discussed in further detail below with respect to FIGS. 8-lOB. The purpose of the selective doping is to achieve the surface resistivity required for the subsequent contact formation. As the requirements for the fabrications of the contact migrates from screen printing to lithography or ink jet printing or other novel methods, the surface resistivity can be adjusted to meet the requirements. Additionally, if any surface passivation method is deployed, the implant conditions can be adopted to cope to such variations.
The placement of dopant in the appropriate lateral position underneath the subsequent grid lines and at the appropriate concentration level is extremely advantageous. The formation of a plurality of highly doped regions in the semiconducting wafer over the homogeneously doped region can be achieved through various methods. FIGS. 4A-C illustrate different embodiments of a selective implantation in accordance with the principles of the present invention. FIG. 4 A illustrates one embodiment where the ion implantation 405 is performed through the use of a physical mask layer 472 within the implant system that scribes the required implant regions 470 only. The physical mask layer 472 is disposed a predetermined distance above the surface of the semiconducting wafer 310. In some embodiments, the ion beam can be shaped, such as shown in FIG. 4C, in order to improve implant efficiency.
FIG. 4B illustrates one embodiment where the ion implantation 405 is performed through a contact mask layer 474 disposed on the surface of the semiconducting wafer 310. The contact mask layer 474 only scribes the required implant regions 470. In some embodiments, the contact mask layer 474 is formed through a coating. For example, the contact mask layer 474 can be formed through the use of a lithographic, screen printing step or other deposition and removal processes.
FIG. 4C illustrates one embodiment where the ion beam 405 is tailored to dope only the required implant regions 470 on semiconducting wafer 310. In this embodiment, the implant beam 405 is formed to meet the grid line dimension, thereby only implanting the region(s) of interest.
It is noted that in some embodiments, such as in FIGS. 4A-C, the selectively doped regions extend down to the pre-doped region 350, while in some embodiments, such as in FIG. IB, the selectively doped regions do not extend all the way down to the pre-doped region 150.
It is also noted that the implantation steps 220 and 230 can be repeated as many times as necessary to achieve the desired results.
Optionally, at a step 235, a contact seed layer, preferably metallic, is implanted over the selectively doped regions in order to create a transition layer between the semiconducting wafer and the metal (or otherwise conductive) contact that will eventually be disposed on the surface of the semiconducting wafer. The formation of this contact seed layer can serve to affect the work function of the contact/semiconductor interface, to improve the electrical contact between the semiconductor material and metal contact. FIG. 5 illustrates one embodiment of a contact seed implantation 505 in accordance with the principles of the present invention. A relatively high dose of metal implantation 580 at or very near the surface and above the selectively doped regions 470 can form a suicided layer. Various metal implantations can be used, including, but not limited to Ni, Ta, Ti, W, and Cu. Such band gap engineering can improve the overall performance of the solar cell. A contact mask layer 576 can be used to properly align the implantation. In fact, any of the implantation alignment methods shown in FIGS. 4A-C (physical mask, contact mask, and physical beam) can be used to properly align and form the contact seed region over the selective emitter region. This transition layer step can even be used to improve traditional emitter performance. In this case, the implanted region can be made slightly smaller in order to minimize the contact leakage and formation of a Schottky diode. Metal-to-semiconductor contacts are present in every Photovoltaic device including those in the prior art. They can behave either as a Schottky barrier or as an Ohmic contact dependent on the characteristics of the interface. Therefore, control and management of this interface is of benefit in improving the performance of solar cells.
At a step 240, metal (or otherwise conductive) contact lines are placed on the surface of the semiconducting wafer. In some embodiments, the metal contact lines are formed on the surface of the semiconducting wafer, such as by printing, or using photolithography and plating . However, it is contemplated that other processes can be used to dispose the metal contacts onto the semiconducting wafer. FIG. 6 illustrates one embodiment of a metal contact formation in accordance with the principles of the present invention. The metal contact lines 690 have been aligned over the plurality of selectively doped regions 470 using a contact mask 576 similar to the mask used in the seed implantation step. The contact lines 690 are configured to conduct electrical charge from the selectively doped regions 470. Optionally, at a step 245, an anti-reflective coating layer is formed over the homogeneously doped region. In some embodiments, the anti-reflective coating layer is formed by depositing an anti-reflective coating material over the homogeneously doped region. Materials that can be used to form the anti-reflective coating layer include, but are not limited to, SiO2 and Si3N4). In some embodiments, the already-formed anti-reflective coating layer on the wafer can be enhanced by applying ion implantation to it. FIG. 7 illustrates one embodiment of an anti-reflective coating layer 795 formed over the homogeneously doped region of the semiconducting wafer.
FIG. 7 also illustrates one embodiment of the spacing between the selectively doped regions 470. In some embodiments, such as that shown in FIG. 7, the selectively doped regions 470 are laterally spaced apart from one another a distance in the range of approximately 1 mm to approximately 3 mm. However, it is contemplated that other spacing dimensions are within the scope of the present invention.
At a step 250, an annealing process is performed on the wafer. In some embodiments, the annealing step heats the semiconducting wafer to a temperature near, but below, its melting point and restores damage that was inflicted upon the crystal structure of the semiconducting wafer due to any of the ion implantation steps. The annealing step can comprise furnace annealing. Alternatively, a laser annealing or flash lamp annealing can be used in place of the furnace annealing. Although FIG. 2 shows the annealing step being performed at the end of the method, it is contemplated that it can be performed at any point. For example, in some embodiments, the annealing process is performed immediately subsequent to any or each of the ion implantation steps, while in other embodiments, a single annealing process is performed after all of the ion implantations are complete. The timing of the annealing process will not affect the subsequent steps processing, be it implant or other PV fabrication steps.
For some of the methods above, provision of a registration mark on the semiconducting wafer maybe used to align the formation of features. This can be achieved prior to the implant through various methods and is dependent on the capability of the PV manufacturer and their requirements. A simple method would be to laser scribe registration marks inline to present semiconductor registration marks. However the requirements for photovoltaic applications are not as stringent as semiconductors, and thus a simple registration mark will suffice.
The doping under the grid lines can also be tailored, laterally, to form a low resistivity region that can be potentially larger or smaller than the contact grid lines. This can be advantageous as it can reduce the potential of electrical leakage from the grid lines to the rest of the wafer. Such leakage can reduce the efficiency of cell performance. An adjustment of the implant beam dimension or physical mask can provide such capability. The magnitude of such leakage can be reduced or eliminated through the advantageous placement of dopant laterally as well. The tailoring of the atomic profile can further be enhanced by the use of additional implants at various energies (depth) and dose (doping levels) to achieve the optimal profile for best achievable cell performance. In some embodiments, such combination implants are a series of lower dose and faster implants that can provide high productivity and tailored profiles. Such methods can be extended to the formation of a box junction, providing a flat top profile with an abrupt deep junction drop in atomic distribution. Alternatively the deep junctions can be graded to provide a gentle transition from high to low doping regions, and thus prevent the formation of electrical barriers.
Additional implants can also be used at the end of the PV fabrication process as a remediation implant. This can be in the traditional sense of the retrograde implants as deployed in semiconductor applications. It can also be used where an implant is carried out subsequent to formation of the surface and deep junction resistivity or at the final completion of the cell fabrication. If a cell does not meet the final testing specifications, a trimming implant as a remediation step can be used to improve the performance. Alternatively, a very light doping around the edges of the grid line could be used to prevent further leakage, if the final testing shows an adverse effect.
The employment by the present invention of multiple independent dopant implants through ion implantation enables the shaping of an atomic profile of a solar cell device according to the user's preferences or requirements. Some users may prefer a boxed junction (or box profile) as an ideal abrupt junction at a certain depth. Other users may prefer a rolling profile from the surface down to the junction depth (background doping). Another group of users may prefer a very peaky profile at a shallow depth, followed by a gentle rolling profile all the way to the background doping. So far, those skilled in the art have not been able to achieve the advantage of being able to efficiently and effectively control the shape of the atomic profile and have been limited to a simple Gaussian distribution. The present invention uses multiple independent dopant implants having predetermined different concentration-versus-depth profiles in order to tailor the total atomic profile of the solar cell according to the user's preferences.
FIG. 8 illustrates one embodiment of a profile tailoring graph 800 in accordance with the principles of the present invention. The graph 800 represents the atomic profile of a solar cell with respect to dopant concentration (At./cm3) versus its dopant depth (Ang.). The total atomic profile is represented by line 810. Through the use of multiple ion implants, each having a different concentration-versus-depth profile, the dopant concentration (and thus the resistivity) of the solar cell can be precisely adjusted and controlled across predetermined depths by the user. Graph 800 shows three different implantation profiles 812, 814, and 816.
The combination of these three profiles results in the total profile 810 of the solar cell. Although each individual implantation can be limited to a Gaussian or pseudo- Gaussian distribution, the present invention combines them to effectively tailor the shape of the total atomic profile. In controlling the total atomic profile through the use of multiple independent implants, the present invention enables the user to effectively control the junction depth 840, where the implanted dopant of one type (such as n-type dopant) meets the dopant of the pre-doped background region 820 (such as p-type dopant). The user is also enabled to also control the dopant concentration 830 at or near the surface of the solar cell. The present invention allows the user to control the surface concentration 830 and the junction depth 840 independently of one another. In some embodiments, the atomic profile is tailored to have the junction depth in the range of approximately 0.01 micrometers to approximately 0.5 micrometers. In some embodiments, the atomic profile is tailored to have the surface concentration in the range of approximately 5El 8 At./cm3 to approximately 4.8E21 At./cm3). However, it is contemplated that the atomic profile can be tailored to have different junction depths and surface concentrations.
In the prior art, the adjustment of the atomic profile is limited. FIG. 9 is a graph 900 illustrating the deficiencies in profile tailoring ability for solar cells that are doped using diffusion. Here, line 910 represents an atomic profile for a solar cell. The use of diffusion to dope the semiconducting wafer prevents the user from being able to independently control the surface concentration and the junction depth. The user is limited to either making the profile 910 deeper by simply increasing the concentration and depth together to line 910' or making the profile 910 shallower by decreasing the concentration and depth together to line 910". The user is not able to change the shape of the atomic profile and affect one aspect of the atomic profile more than the other.
FIGS. 10A-B are graphs illustrating the advantages in profile tailoring ability for solar cells that are doped using ion implantation in accordance with the principles of the present invention. In graph 1000 of FIG. 1OA, the atomic profile 1010 in terms of concentration- versus-depth is illustrated for a solar cell formed using prior art methods. Here, the profile 1010 is limited to a simple Gaussian distribution, making it difficult for the electrons generated in the electron-hole pair generating region to travel up to the contacts. The steep slope of the profile 1010 reflects the significant increase in dopant concentration (and thus resistivity) as the electrons travel towards conductive contacts at the surface of the wafer. This steep slope can make it more difficult for the electrons to reach the contacts, thus resulting in an undesirable loss of electricity.
In graph 1000' of FIG. 1OB, the atomic profile 1010' in terms of concentration- versus- depth is illustrated for a solar cell formed using the multiple ion implants of the present invention. The profile 1010' can be shaped to form a more gradual (less steep) increase in concentration as the electrons travel towards the contacts at the surface of the semiconducting wafer. This tailoring of the atomic profile is made possible by the use of multiple ion implants to independently control the junction depth and the surface concentration, as well as everything in between.
In FIG. 8, the different implantations 812, 814, and 816 can determine different aspects of the solar cell. For example, in some embodiments, line 812 (the mid-range implant) determines the homogeneous emitter, while lines 814 and 816 are added as a series of selective implants to provide the selective emitter region. These implantation steps can be performed either on blanket substrates, without any covering, or through any anti-reflective covering (e.g., nitride, oxide or any other films), as well as on surface texturing that is required for solar cell fabrications. In the case of texturing, ion implantation provides a good adherence to the surface contour, and thus improves the contact formation. Graph 800 of FIG. 8 shows surface coating 850, such as the anti-reflective coating previously discussed. This coating can be any thickness.
As discussed above, embodiments of the present invention are well suited for fabricating solar cell devices. The following co-pending patent applications, each of which is hereby incorporated by reference in its entirety as if set forth herein, describe ways of fabricating solar cell devices: "SOLAR CELL FABRICATION USING IMPLANTATION," by Babak Adibi and Edward S. Murrer, filed June 11, 2009, having Attorney Docket No. SITI-00100; "APPLICATIONS SPECIFIC IMPLANT SYSTEM FOR USE IN SOLAR CELL FABRICATIONS," by Babak Adibi and Edward S. Murrer, filed June 11 , 2009, having Attorney Docket No. SITI-00200; and "SOLAR CELL FABRICATION WITH FACETING AND IMPLANTATION," by Babak Adibi and Edward S. Murrer, filed June 24, 2008, having Attorney Docket No. SITI-00400. It is contemplated that any of the features described within these co-pending patent applications can be incorporated into the present invention.
The present invention has been described in terms of specific embodiments incorporating details to facilitate the understanding of principles of construction and operation of the invention. Such reference herein to specific embodiments and details thereof is not intended to limit the scope of the claims appended hereto. It will be readily apparent to one skilled in the art that other various modifications may be made in the embodiment chosen for illustration without departing from the spirit and scope of the invention as defined by the claims.

Claims

CLAIMSWhat is claimed is:
1. A method of forming a solar cell, the method comprising: providing a semiconducting wafer having a pre-doped region; performing a first ion implantation of a dopant into the semiconducting wafer to form a first doped region over the pre-doped region, wherein the first ion implantation has a concentration-versus-depth profile; and performing a second ion implantation of a dopant into the semiconducting wafer to form a second doped region over the pre-doped region, wherein the second ion implantation has a concentration-versus-depth profile different from that of the first ion implantation, wherein at least one of the first doped region and the second doped region is configured to generate electron-hole pairs upon receiving light, and wherein the first and second ion implantations are performed independently of one another.
2. The method of Claim 1 , wherein a p-n junction is formed between the pre-doped region and the at least one of the first doped region and the second doped region that is configured to generate electron-hole pairs.
3. The method of Claim 1, wherein the semiconducting wafer is provided as a silicon substrate.
4. The method of Claim 1 , wherein the first doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square.
5. The method of Claim 1, wherein the second doped region formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
6. The method of Claim 1, wherein: the first doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square, and the second doped region formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
7. The method of Claim 1, further comprising the step of disposing metal contact lines on the surface of the semiconducting wafer, wherein the metal contact lines are configured to conduct electrical charge from at least one of the first and second doped regions.
8. The method of Claim 1, wherein the pre-doped region is p-type doped and the first and second doped regions are n-type doped.
9. The method of Claim 1, further comprising the step of performing an annealing process on the semiconducting wafer after at least one of the ion implantation steps.
10. A method of forming a solar cell, the method comprising: providing a semiconducting wafer having a pre-doped region; forming a homogeneously doped region in the semiconducting wafer over the pre-doped region by performing a first ion implantation of a dopant into the semiconducting wafer, wherein a p-n junction is formed between the pre-doped region and the homogeneously doped region and the homogeneously doped region is configured to generate electron-hole pairs upon receiving light; and forming a plurality of selectively doped regions in the semiconducting wafer over the homogeneously doped region by performing a second ion implantation of a dopant into the semiconducting wafer, wherein the first and second ion implantations are performed independently of one another, and wherein the selectively doped regions have a higher concentration of dopant than the homogeneously doped region.
11. The method of Claim 10, wherein the semiconducting wafer is provided as a silicon substrate.
12. The method of Claim 10, wherein the homogeneously doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80
Ohms/square to approximately 160 Ohms/square.
13. The method of Claim 10, wherein each one of the selectively doped regions formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
14. The method of Claim 10, wherein: the homogeneously doped region formed by the first ion implantation has a sheet resistance in a range of approximately 80 Ohms/square to approximately 160 Ohms/square, and each one of the selectively doped regions formed by the second ion implantation has a sheet resistance in a range of approximately 10 Ohms/square to approximately 40 Ohms/square.
15. The method of Claim 10, further comprising the step of disposing metal contact lines on the surface of the semiconducting wafer, wherein the metal contact lines are aligned over the plurality of selectively doped regions and are configured to conduct electrical charge from the plurality of selectively doped regions.
16. The method of Claim 15, further comprising the step of forming a metallic seed layer near the surface of the semiconducting wafer, wherein the metallic seed layer is configured to act as a transition layer between the selectively doped regions and the metal contact lines.
17. The method of Claim 16, wherein the metallic seed layer comprises a suicide.
18. The method of Claim 16, wherein the step of forming the metallic seed layer comprises ion implanting at least one material into the semiconducting wafer, wherein the at least one material is chosen from the group consisting of: Ni, Ta, Ti, W, and Cu.
19. The method of Claim 10, wherein the pre-doped region is p-type doped and the homogeneously and selectively doped regions are n-type doped.
20. The method of Claim 10, further comprising the step of performing an annealing process on the semiconducting wafer after at least one of the ion implantation steps.
21. The method of Claim 10, further comprising the step of forming an anti-reflective coating layer over the homogeneously doped region.
22. The method of Claim 10, wherein the selectively doped regions are implanted in the semiconducting wafer at predetermined locations using a mask, wherein the mask comprises openings that are aligned with the predetermined location.
23. The method of Claim 22, wherein the mask is a contact mask disposed on the surface of the semiconducting wafer during the second ion implantation.
24. The method of Claim 22, wherein the mask is a physical mask disposed a predetermined distance above the surface of the semiconducting wafer during the second ion implantation.
25. The method of Claim 10, wherein the selectively doped regions are implanted in the semiconducting wafer at predetermined locations using a shaped ion beam, wherein the shaped ion beam is aligned with the predetermined locations.
26. The method of Claim 10, wherein the selectively doped regions are laterally spaced apart from one another a distance in the range of approximately 1 mm to approximately 3 mm.
27. A solar cell comprising: a semiconducting wafer having a background doped region; a homogeneously doped region formed in the semiconducting wafer over the background doped region, wherein the homogeneously doped region has a sheet resistance of between approximately 80 Ohms/square and approximately 160 Ohms/square and is formed by ion implanting a dopant into the semiconducting wafer; a p-n junction formed between the homogeneously doped region and the background doped region; a plurality of selectively doped regions formed in the semiconducting wafer over the homogeneously doped region, wherein each one of the selectively doped regions has a sheet resistance of between approximately 10 Ohms/square and approximately 40 Ohms/square and is formed by ion implanting a dopant into the semiconducting wafer; and a plurality of metal contacts disposed on the surface of the semiconducting wafer and aligned over the plurality of selectively doped regions, wherein the plurality of metal contacts is configured to conduct electrical charge from the plurality of selectively doped regions.
28. The solar cell of Claim 27, wherein the semiconducting wafer is a silicon substrate.
29. The solar cell of Claim 27, wherein the homogeneously doped region formed by the first ion implantation has a sheet resistance of approximately 100 Ohms/square.
30. The solar cell of Claim 27, wherein each one of the selectively doped regions formed by the second ion implantation has a sheet resistance of approximately 25
Ohms/square.
31. The solar cell of Claim 27, further comprising a metallic seed layer disposed over the selectively doped regions and under the metal contacts.
32. The solar cell of Claim 31 , wherein the metallic seed layer comprises a suicide.
33. The solar cell of Claim 31, wherein the metallic seed layer comprises at least one material chosen from the group consisting of: Ni, Ta, Ti, W, and Cu.
34. The solar cell of Claim 27, wherein the pre-doped region is p-type doped and the homogeneously and selectively doped regions are n-type doped.
35. The solar cell of Claim 27, further comprising an anti-reflective coating layer disposed over the homogeneously doped region.
36. The solar cell of Claim 27, wherein the selectively doped regions are laterally spaced apart from one another a distance in the range of approximately 1 mm to approximately 3 mm.
PCT/US2009/047109 2008-06-11 2009-06-11 Formation of solar cell-selective emitter using implant and anneal method WO2009152378A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN200980128202.1A CN102150278A (en) 2008-06-11 2009-06-11 Formation of solar cell-selective emitter using implant and anneal method
JP2011513706A JP2011524640A (en) 2008-06-11 2009-06-11 Solar cell forming method and solar cell
EP09763666A EP2319088A1 (en) 2008-06-11 2009-06-11 Formation of solar cell-selective emitter using implant and anneal method

Applications Claiming Priority (10)

Application Number Priority Date Filing Date Title
US13168708P 2008-06-11 2008-06-11
US13168808P 2008-06-11 2008-06-11
US13169808P 2008-06-11 2008-06-11
US61/131,698 2008-06-11
US61/131,687 2008-06-11
US61/131,688 2008-06-11
US13302808P 2008-06-24 2008-06-24
US61/133,028 2008-06-24
US21054509P 2009-03-20 2009-03-20
US61/210,545 2009-03-20

Publications (1)

Publication Number Publication Date
WO2009152378A1 true WO2009152378A1 (en) 2009-12-17

Family

ID=41413647

Family Applications (4)

Application Number Title Priority Date Filing Date
PCT/US2009/047090 WO2009152365A1 (en) 2008-06-11 2009-06-11 Solar cell fabrication with faceting and ion implantation
PCT/US2009/047094 WO2009152368A1 (en) 2008-06-11 2009-06-11 Application specific implant system and method for use in solar cell fabrications
PCT/US2009/047102 WO2009152375A1 (en) 2008-06-11 2009-06-11 Solar cell fabrication using implantation
PCT/US2009/047109 WO2009152378A1 (en) 2008-06-11 2009-06-11 Formation of solar cell-selective emitter using implant and anneal method

Family Applications Before (3)

Application Number Title Priority Date Filing Date
PCT/US2009/047090 WO2009152365A1 (en) 2008-06-11 2009-06-11 Solar cell fabrication with faceting and ion implantation
PCT/US2009/047094 WO2009152368A1 (en) 2008-06-11 2009-06-11 Application specific implant system and method for use in solar cell fabrications
PCT/US2009/047102 WO2009152375A1 (en) 2008-06-11 2009-06-11 Solar cell fabrication using implantation

Country Status (7)

Country Link
US (4) US20090308440A1 (en)
EP (4) EP2304803A1 (en)
JP (4) JP2011524640A (en)
KR (4) KR20110042052A (en)
CN (4) CN102150277A (en)
HK (1) HK1158366A1 (en)
WO (4) WO2009152365A1 (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7820532B2 (en) 2008-12-29 2010-10-26 Honeywell International Inc. Methods for simultaneously forming doped regions having different conductivity-determining type element profiles
US7951696B2 (en) 2008-09-30 2011-05-31 Honeywell International Inc. Methods for simultaneously forming N-type and P-type doped regions using non-contact printing processes
US8053867B2 (en) 2008-08-20 2011-11-08 Honeywell International Inc. Phosphorous-comprising dopants and methods for forming phosphorous-doped regions in semiconductor substrates using phosphorous-comprising dopants
US8324089B2 (en) 2009-07-23 2012-12-04 Honeywell International Inc. Compositions for forming doped regions in semiconductor substrates, methods for fabricating such compositions, and methods for forming doped regions using such compositions
WO2013015362A1 (en) * 2011-07-28 2013-01-31 京セラ株式会社 Solar cell element and solar cell module
JP2013527625A (en) * 2010-06-03 2013-06-27 サニーバ，インコーポレイテッド Ion implanted selective emitter solar cell with IN-SITU surface passivation
US8518170B2 (en) 2008-12-29 2013-08-27 Honeywell International Inc. Boron-comprising inks for forming boron-doped regions in semiconductor substrates using non-contact printing processes and methods for fabricating such boron-comprising inks
JP2013536589A (en) * 2010-08-25 2013-09-19 サニーバ，インコーポレイテッド Back junction solar cell with selective surface electric field
US8629294B2 (en) 2011-08-25 2014-01-14 Honeywell International Inc. Borate esters, boron-comprising dopants, and methods of fabricating boron-comprising dopants
US8697553B2 (en) 2008-06-11 2014-04-15 Intevac, Inc Solar cell fabrication with faceting and ion implantation
US8697552B2 (en) 2009-06-23 2014-04-15 Intevac, Inc. Method for ion implant using grid assembly
US8975170B2 (en) 2011-10-24 2015-03-10 Honeywell International Inc. Dopant ink compositions for forming doped regions in semiconductor substrates, and methods for fabricating dopant ink compositions
US9318332B2 (en) 2012-12-19 2016-04-19 Intevac, Inc. Grid for plasma ion implant
US9324598B2 (en) 2011-11-08 2016-04-26 Intevac, Inc. Substrate processing system and method
US9960287B2 (en) 2014-02-11 2018-05-01 Picasolar, Inc. Solar cells and methods of fabrication thereof

Families Citing this family (115)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7057256B2 (en) 2001-05-25 2006-06-06 President & Fellows Of Harvard College Silicon-based visible and near-infrared optoelectric devices
US7442629B2 (en) 2004-09-24 2008-10-28 President & Fellows Of Harvard College Femtosecond laser-induced formation of submicrometer spikes on a semiconductor substrate
AU2007220596B2 (en) * 2006-02-28 2012-07-12 Basf Se Antimicrobial compounds
EP2016528B1 (en) * 2006-05-04 2009-08-26 Elektrobit Wireless Communications Ltd. Method for operating an RFID network
US20090317937A1 (en) * 2008-06-20 2009-12-24 Atul Gupta Maskless Doping Technique for Solar Cells
US8461032B2 (en) * 2008-03-05 2013-06-11 Varian Semiconductor Equipment Associates, Inc. Use of dopants with different diffusivities for solar cell manufacture
US20090239363A1 (en) * 2008-03-24 2009-09-24 Honeywell International, Inc. Methods for forming doped regions in semiconductor substrates using non-contact printing processes and dopant-comprising inks for forming such doped regions using non-contact printing processes
EP2351097A2 (en) 2008-10-23 2011-08-03 Alta Devices, Inc. Photovoltaic device
JP5297840B2 (en) * 2009-03-03 2013-09-25 シャープ株式会社 LAMINATE, THIN-FILM PHOTOELECTRIC CONVERSION DEVICE, INTEGRATED THIN-FILM SOLAR CELL AND METHOD FOR PRODUCING THEM
US9076914B2 (en) 2009-04-08 2015-07-07 Varian Semiconductor Equipment Associates, Inc. Techniques for processing a substrate
US8900982B2 (en) 2009-04-08 2014-12-02 Varian Semiconductor Equipment Associates, Inc. Techniques for processing a substrate
US9006688B2 (en) * 2009-04-08 2015-04-14 Varian Semiconductor Equipment Associates, Inc. Techniques for processing a substrate using a mask
US8330128B2 (en) * 2009-04-17 2012-12-11 Varian Semiconductor Equipment Associates, Inc. Implant mask with moveable hinged mask segments
US9318644B2 (en) 2009-05-05 2016-04-19 Solexel, Inc. Ion implantation and annealing for thin film crystalline solar cells
US20110027463A1 (en) * 2009-06-16 2011-02-03 Varian Semiconductor Equipment Associates, Inc. Workpiece handling system
TW201104822A (en) * 2009-07-20 2011-02-01 E Ton Solar Tech Co Ltd Aligning method of patterned electrode in a selective emitter structure
US8008176B2 (en) * 2009-08-11 2011-08-30 Varian Semiconductor Equipment Associates, Inc. Masked ion implant with fast-slow scan
US9911781B2 (en) 2009-09-17 2018-03-06 Sionyx, Llc Photosensitive imaging devices and associated methods
US9673243B2 (en) 2009-09-17 2017-06-06 Sionyx, Llc Photosensitive imaging devices and associated methods
US9691921B2 (en) 2009-10-14 2017-06-27 Alta Devices, Inc. Textured metallic back reflector
US20150380576A1 (en) 2010-10-13 2015-12-31 Alta Devices, Inc. Optoelectronic device with dielectric layer and method of manufacture
US9502594B2 (en) 2012-01-19 2016-11-22 Alta Devices, Inc. Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching
US11271128B2 (en) 2009-10-23 2022-03-08 Utica Leaseco, Llc Multi-junction optoelectronic device
US20170141256A1 (en) 2009-10-23 2017-05-18 Alta Devices, Inc. Multi-junction optoelectronic device with group iv semiconductor as a bottom junction
US9136422B1 (en) 2012-01-19 2015-09-15 Alta Devices, Inc. Texturing a layer in an optoelectronic device for improved angle randomization of light
US9768329B1 (en) 2009-10-23 2017-09-19 Alta Devices, Inc. Multi-junction optoelectronic device
US9012766B2 (en) 2009-11-12 2015-04-21 Silevo, Inc. Aluminum grid as backside conductor on epitaxial silicon thin film solar cells
US8461030B2 (en) 2009-11-17 2013-06-11 Varian Semiconductor Equipment Associates, Inc. Apparatus and method for controllably implanting workpieces
KR20110089497A (en) * 2010-02-01 2011-08-09 삼성전자주식회사 Method for doping impurities into a substrate, method for manufacturing a solar cell using the same and solar cell manufactured by using the method
US8735234B2 (en) * 2010-02-18 2014-05-27 Varian Semiconductor Equipment Associates, Inc. Self-aligned ion implantation for IBC solar cells
US8921149B2 (en) * 2010-03-04 2014-12-30 Varian Semiconductor Equipment Associates, Inc. Aligning successive implants with a soft mask
US8912082B2 (en) * 2010-03-25 2014-12-16 Varian Semiconductor Equipment Associates, Inc. Implant alignment through a mask
TW201133905A (en) * 2010-03-30 2011-10-01 E Ton Solar Tech Co Ltd Method of forming solar cell
US8084293B2 (en) * 2010-04-06 2011-12-27 Varian Semiconductor Equipment Associates, Inc. Continuously optimized solar cell metallization design through feed-forward process
JP2011228360A (en) * 2010-04-15 2011-11-10 Institute Of Physical & Chemical Research Solar cell
US8692198B2 (en) 2010-04-21 2014-04-08 Sionyx, Inc. Photosensitive imaging devices and associated methods
US20120111396A1 (en) * 2010-05-04 2012-05-10 Sionyx, Inc. Photovoltaic Devices and Associated Methods
CN101866971A (en) * 2010-05-18 2010-10-20 常州亿晶光电科技有限公司 Broken solar cells with selective emitting stage
TWI399863B (en) * 2010-05-26 2013-06-21 Inventec Solar Energy Corp Rapid thermal annealing apparatus for selective heat treatment and method for selective emitter solar cell fabrication using the same
US8071418B2 (en) * 2010-06-03 2011-12-06 Suniva, Inc. Selective emitter solar cells formed by a hybrid diffusion and ion implantation process
US9214576B2 (en) 2010-06-09 2015-12-15 Solarcity Corporation Transparent conducting oxide for photovoltaic devices
JP5008779B2 (en) 2010-06-17 2012-08-22 パナソニック株式会社 Polycrystalline solar cell panel and manufacturing method thereof
CN106449684B (en) 2010-06-18 2019-09-27 西奥尼克斯公司 High speed photosensitive device and correlation technique
US8563351B2 (en) 2010-06-25 2013-10-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method for manufacturing photovoltaic device
US8293645B2 (en) 2010-06-30 2012-10-23 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming photovoltaic cell
US8664100B2 (en) * 2010-07-07 2014-03-04 Varian Semiconductor Equipment Associates, Inc. Manufacturing high efficiency solar cell with directional doping
CN102376789A (en) * 2010-08-24 2012-03-14 中芯国际集成电路制造(上海)有限公司 Selective emitter solar battery and preparation method
US9773928B2 (en) * 2010-09-10 2017-09-26 Tesla, Inc. Solar cell with electroplated metal grid
US9800053B2 (en) 2010-10-08 2017-10-24 Tesla, Inc. Solar panels with integrated cell-level MPPT devices
TWI431797B (en) * 2010-10-19 2014-03-21 Ind Tech Res Inst Solar cell with selective emitter and fabrications thereof
US9231061B2 (en) 2010-10-25 2016-01-05 The Research Foundation Of State University Of New York Fabrication of surface textures by ion implantation for antireflection of silicon crystals
TWI469368B (en) * 2010-11-17 2015-01-11 Intevac Inc Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication
EP3046136A1 (en) * 2010-12-10 2016-07-20 Teijin Limited Dispersion containing semiconductor particles
EP2490268A1 (en) * 2011-02-03 2012-08-22 Imec Method for fabricating photovoltaic cells
CN110289320A (en) * 2011-03-08 2019-09-27 可持续能源联盟有限责任公司 The efficient black silicon photovoltaic device of blue response enhancing
JP5496136B2 (en) * 2011-03-25 2014-05-21 三菱電機株式会社 Photovoltaic device and photovoltaic module
TWI424582B (en) * 2011-04-15 2014-01-21 Au Optronics Corp Method of fabricating solar cell
WO2012140808A1 (en) * 2011-04-15 2012-10-18 三菱電機株式会社 Solar cell and manufacturing method for same, and solar cell module
EP2715797A4 (en) * 2011-05-27 2015-05-27 Solexel Inc Ion implantation and annealing for high efficiency back-contact back-junction solar cells
US9054256B2 (en) 2011-06-02 2015-06-09 Solarcity Corporation Tunneling-junction solar cell with copper grid for concentrated photovoltaic application
US9496308B2 (en) 2011-06-09 2016-11-15 Sionyx, Llc Process module for increasing the response of backside illuminated photosensitive imagers and associated methods
US8697559B2 (en) 2011-07-07 2014-04-15 Varian Semiconductor Equipment Associates, Inc. Use of ion beam tails to manufacture a workpiece
WO2013010127A2 (en) 2011-07-13 2013-01-17 Sionyx, Inc. Biometric imaging devices and associated methods
US8778448B2 (en) * 2011-07-21 2014-07-15 International Business Machines Corporation Method of stabilizing hydrogenated amorphous silicon and amorphous hydrogenated silicon alloys
CN102969214B (en) * 2011-08-31 2017-08-25 圆益Ips股份有限公司 Substrate board treatment and the base plate processing system with it
US8507298B2 (en) 2011-12-02 2013-08-13 Varian Semiconductor Equipment Associates, Inc. Patterned implant of a dielectric layer
KR101902887B1 (en) * 2011-12-23 2018-10-01 엘지전자 주식회사 Method for manufacturing the same
CN103199146A (en) * 2012-01-04 2013-07-10 茂迪股份有限公司 Solar cell manufacturing method
US11038080B2 (en) 2012-01-19 2021-06-15 Utica Leaseco, Llc Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching
KR102044464B1 (en) * 2012-01-30 2019-11-13 엘지전자 주식회사 Solar cell and method for manufacturing the same
US20130199604A1 (en) * 2012-02-06 2013-08-08 Silicon Solar Solutions Solar cells and methods of fabrication thereof
KR101807791B1 (en) 2012-03-05 2018-01-18 엘지전자 주식회사 Method for manufacturing solar cell
US9064764B2 (en) 2012-03-22 2015-06-23 Sionyx, Inc. Pixel isolation elements, devices, and associated methods
JP2015519729A (en) * 2012-04-02 2015-07-09 ヌソラ インコーポレイテッドｎｕｓｏｌａ Ｉｎｃ． Photoelectric conversion element and manufacturing method thereof
US9099578B2 (en) 2012-06-04 2015-08-04 Nusola, Inc. Structure for creating ohmic contact in semiconductor devices and methods for manufacture
WO2013152054A1 (en) * 2012-04-02 2013-10-10 Nusola Inc. Photovoltaic cell and process of manufacture
US20130255774A1 (en) * 2012-04-02 2013-10-03 Nusola, Inc. Photovoltaic cell and process of manufacture
US9412895B2 (en) * 2012-04-04 2016-08-09 Samsung Sdi Co., Ltd. Method of manufacturing photoelectric device
US8895325B2 (en) * 2012-04-27 2014-11-25 Varian Semiconductor Equipment Associates, Inc. System and method for aligning substrates for multiple implants
KR101879781B1 (en) * 2012-05-11 2018-08-16 엘지전자 주식회사 Solar cell, method for manufacturing dopant layer, and method for manufacturing solar cell
US9865754B2 (en) 2012-10-10 2018-01-09 Tesla, Inc. Hole collectors for silicon photovoltaic cells
US9530923B2 (en) * 2012-12-21 2016-12-27 Sunpower Corporation Ion implantation of dopants for forming spatially located diffusion regions of solar cells
US9412884B2 (en) 2013-01-11 2016-08-09 Solarcity Corporation Module fabrication of solar cells with low resistivity electrodes
US10074755B2 (en) 2013-01-11 2018-09-11 Tesla, Inc. High efficiency solar panel
US9219174B2 (en) 2013-01-11 2015-12-22 Solarcity Corporation Module fabrication of solar cells with low resistivity electrodes
US9762830B2 (en) 2013-02-15 2017-09-12 Sionyx, Llc High dynamic range CMOS image sensor having anti-blooming properties and associated methods
US9029049B2 (en) * 2013-02-20 2015-05-12 Infineon Technologies Ag Method for processing a carrier, a carrier, an electronic device and a lithographic mask
US9939251B2 (en) 2013-03-15 2018-04-10 Sionyx, Llc Three dimensional imaging utilizing stacked imager devices and associated methods
FR3003687B1 (en) * 2013-03-20 2015-07-17 Mpo Energy METHOD FOR DOPING SILICON PLATES
CN104078519A (en) * 2013-03-28 2014-10-01 比亚迪股份有限公司 Solar cell slice and fabrication method thereof
CN103280489B (en) * 2013-05-17 2016-02-03 浙江正泰太阳能科技有限公司 A kind of method realizing selective emitter
CN103268905B (en) * 2013-05-17 2017-02-08 浙江正泰太阳能科技有限公司 Manufacturing method of solar crystalline silicon battery
US9209345B2 (en) 2013-06-29 2015-12-08 Sionyx, Inc. Shallow trench textured regions and associated methods
FR3010227B1 (en) * 2013-09-04 2015-10-02 Commissariat Energie Atomique PROCESS FOR FORMATION OF A PHOTOVOLTAIC CELL
US9577134B2 (en) * 2013-12-09 2017-02-21 Sunpower Corporation Solar cell emitter region fabrication using self-aligned implant and cap
FR3018391B1 (en) * 2014-03-07 2016-04-01 Commissariat Energie Atomique METHOD FOR MAKING A SELECTIVE DOPING PHOTOVOLTAIC CELL
US9337369B2 (en) * 2014-03-28 2016-05-10 Sunpower Corporation Solar cells with tunnel dielectrics
US10309012B2 (en) 2014-07-03 2019-06-04 Tesla, Inc. Wafer carrier for reducing contamination from carbon particles and outgassing
US9343312B2 (en) * 2014-07-25 2016-05-17 Taiwan Semiconductor Manufacturing Company, Ltd. High temperature intermittent ion implantation
CN105489489B (en) * 2014-10-09 2019-03-15 江苏中科君芯科技有限公司 Production method, the production method of TI-IGBT of semiconductor devices
US9899546B2 (en) 2014-12-05 2018-02-20 Tesla, Inc. Photovoltaic cells with electrodes adapted to house conductive paste
US9947822B2 (en) 2015-02-02 2018-04-17 Tesla, Inc. Bifacial photovoltaic module using heterojunction solar cells
US20160284913A1 (en) * 2015-03-27 2016-09-29 Staffan WESTERBERG Solar cell emitter region fabrication using substrate-level ion implantation
CN105070789B (en) * 2015-08-20 2017-11-10 苏州阿特斯阳光电力科技有限公司 A kind of preparation method of crystal silicon solar energy battery emitter stage
US9761744B2 (en) 2015-10-22 2017-09-12 Tesla, Inc. System and method for manufacturing photovoltaic structures with a metal seed layer
US9842956B2 (en) 2015-12-21 2017-12-12 Tesla, Inc. System and method for mass-production of high-efficiency photovoltaic structures
US10115838B2 (en) 2016-04-19 2018-10-30 Tesla, Inc. Photovoltaic structures with interlocking busbars
CN105845776A (en) * 2016-04-26 2016-08-10 泰州中来光电科技有限公司 Local back surface N-type photovoltaic cell preparation method, local back surface N-type photovoltaic cell, local back surface N-type photovoltaic cell assembly and local back surface N-type photovoltaic cell system
US11018225B2 (en) 2016-06-28 2021-05-25 International Business Machines Corporation III-V extension by high temperature plasma doping
US10672919B2 (en) 2017-09-19 2020-06-02 Tesla, Inc. Moisture-resistant solar cells for solar roof tiles
KR101833936B1 (en) 2017-11-24 2018-03-02 엘지전자 주식회사 Solar cell and method for manufacturing the same
US11190128B2 (en) 2018-02-27 2021-11-30 Tesla, Inc. Parallel-connected solar roof tile modules
US10796899B2 (en) * 2018-12-28 2020-10-06 Micron Technology, Inc. Silicon doping for laser splash blockage
CN110098283A (en) * 2019-04-25 2019-08-06 晶科能源科技（海宁）有限公司 A kind of ion implanting phosphorus diffusion method of matching laser selective doping
CN117316759B (en) * 2023-11-28 2024-02-20 武汉鑫威源电子科技有限公司 Method and device for improving doping efficiency of p-type gallium nitride

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4141756A (en) * 1977-10-14 1979-02-27 Honeywell Inc. Method of making a gap UV photodiode by multiple ion-implantations
US4676845A (en) * 1986-02-18 1987-06-30 Spire Corporation Passivated deep p/n junction
US20080044964A1 (en) * 2006-08-15 2008-02-21 Kovio, Inc. Printed dopant layers
US20080128641A1 (en) * 2006-11-08 2008-06-05 Silicon Genesis Corporation Apparatus and method for introducing particles using a radio frequency quadrupole linear accelerator for semiconductor materials

Family Cites Families (324)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US554854A (en) * 1896-02-18 John f
US3786359A (en) 1969-03-28 1974-01-15 Alpha Ind Inc Ion accelerator and ion species selector
US3607450A (en) * 1969-09-26 1971-09-21 Us Air Force Lead sulfide ion implantation mask
US3790412A (en) * 1972-04-07 1974-02-05 Bell Telephone Labor Inc Method of reducing the effects of particle impingement on shadow masks
US3969746A (en) * 1973-12-10 1976-07-13 Texas Instruments Incorporated Vertical multijunction solar cell
US3969163A (en) * 1974-09-19 1976-07-13 Texas Instruments Incorporated Vapor deposition method of forming low cost semiconductor solar cells including reconstitution of the reacted gases
US3948682A (en) * 1974-10-31 1976-04-06 Ninel Mineevna Bordina Semiconductor photoelectric generator
US3976508A (en) 1974-11-01 1976-08-24 Mobil Tyco Solar Energy Corporation Tubular solar cell devices
JPS5165774U (en) * 1974-11-20 1976-05-24
US4144094A (en) 1975-01-06 1979-03-13 Motorola, Inc. Radiation responsive current generating cell and method of forming same
US4004949A (en) * 1975-01-06 1977-01-25 Motorola, Inc. Method of making silicon solar cells
US4072541A (en) * 1975-11-21 1978-02-07 Communications Satellite Corporation Radiation hardened P-I-N and N-I-P solar cells
US4095329A (en) 1975-12-05 1978-06-20 Mobil Tyco Soalar Energy Corporation Manufacture of semiconductor ribbon and solar cells
US4152536A (en) 1975-12-05 1979-05-01 Mobil Tyco Solar Energy Corp. Solar cells
US4021276A (en) * 1975-12-29 1977-05-03 Western Electric Company, Inc. Method of making rib-structure shadow mask for ion implantation
US4131488A (en) * 1975-12-31 1978-12-26 Motorola, Inc. Method of semiconductor solar energy device fabrication
US4070689A (en) * 1975-12-31 1978-01-24 Motorola Inc. Semiconductor solar energy device
US4001864A (en) * 1976-01-30 1977-01-04 Gibbons James F Semiconductor p-n junction solar cell and method of manufacture
US4056404A (en) * 1976-03-29 1977-11-01 Mobil Tyco Solar Energy Corporation Flat tubular solar cells and method of producing same
US4090213A (en) * 1976-06-15 1978-05-16 California Institute Of Technology Induced junction solar cell and method of fabrication
US4116717A (en) 1976-12-08 1978-09-26 The United States Of America As Represented By The Secretary Of The Air Force Ion implanted eutectic gallium arsenide solar cell
US4070205A (en) * 1976-12-08 1978-01-24 The United States Of America As Represented By The Secretary Of The Air Force Aluminum arsenide eutectic gallium arsenide solar cell
US4086102A (en) * 1976-12-13 1978-04-25 King William J Inexpensive solar cell and method therefor
US4179311A (en) 1977-01-17 1979-12-18 Mostek Corporation Method of stabilizing semiconductor device by converting doped poly-Si to polyoxides
US4131486A (en) 1977-01-19 1978-12-26 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Back wall solar cell
US4152824A (en) 1977-12-30 1979-05-08 Mobil Tyco Solar Energy Corporation Manufacture of solar cells
US4301592A (en) 1978-05-26 1981-11-24 Hung Chang Lin Method of fabricating semiconductor junction device employing separate metallization
US4219830A (en) 1978-06-19 1980-08-26 Gibbons James F Semiconductor solar cell
US4253881A (en) 1978-10-23 1981-03-03 Rudolf Hezel Solar cells composed of semiconductive materials
US4227941A (en) 1979-03-21 1980-10-14 Massachusetts Institute Of Technology Shallow-homojunction solar cells
US4273950A (en) 1979-05-29 1981-06-16 Photowatt International, Inc. Solar cell and fabrication thereof using microwaves
DE2941908C2 (en) 1979-10-17 1986-07-03 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Method for producing a solar cell having a silicon layer
US4490573A (en) 1979-12-26 1984-12-25 Sera Solar Corporation Solar cells
DK79780A (en) 1980-02-25 1981-08-26 Elektronikcentralen Solar cells with a semiconductor crystal and with a lighted surface battery of solar cells and methods for making the same
JPS5713777A (en) 1980-06-30 1982-01-23 Shunpei Yamazaki Semiconductor device and manufacture thereof
USRE31151E (en) 1980-04-07 1983-02-15 Inexpensive solar cell and method therefor
US4295002A (en) 1980-06-23 1981-10-13 International Business Machines Corporation Heterojunction V-groove multijunction solar cell
US4322571A (en) 1980-07-17 1982-03-30 The Boeing Company Solar cells and methods for manufacture thereof
DE3135933A1 (en) 1980-09-26 1982-05-19 Unisearch Ltd., Kensington, New South Wales SOLAR CELL AND METHOD FOR THEIR PRODUCTION
US4421577A (en) 1980-11-10 1983-12-20 The Board Of Trustees Of The Leland Stanford, Junior University Method for making Schottky barrier diodes with engineered heights
US4353160A (en) 1980-11-24 1982-10-12 Spire Corporation Solar cell junction processing system
DE3049376A1 (en) 1980-12-29 1982-07-29 Heliotronic Forschungs- und Entwicklungsgesellschaft für Solarzellen-Grundstoffe mbH, 8263 Burghausen METHOD FOR PRODUCING VERTICAL PN TRANSITIONS WHEN DRAWING SILICO DISC FROM A SILICONE MELT
US4379944A (en) 1981-02-05 1983-04-12 Varian Associates, Inc. Grooved solar cell for deployment at set angle
JPS57132373A (en) * 1981-02-10 1982-08-16 Agency Of Ind Science & Technol Manufacture of solar battery
EP0078336B1 (en) 1981-10-30 1988-02-03 Ibm Deutschland Gmbh Shadow projecting mask for ion implantation and lithography by ion beam radiation
JPS58164134A (en) * 1982-03-24 1983-09-29 Hitachi Ltd Manufacturing method of semiconductor unit
DE3234678A1 (en) 1982-09-18 1984-04-05 Battelle-Institut E.V., 6000 Frankfurt SOLAR CELL
US4479027A (en) 1982-09-24 1984-10-23 Todorof William J Multi-layer thin-film, flexible silicon alloy photovoltaic cell
US4456489A (en) 1982-10-15 1984-06-26 Motorola, Inc. Method of forming a shallow and high conductivity boron doped layer in silicon
US4587430A (en) 1983-02-10 1986-05-06 Mission Research Corporation Ion implantation source and device
DE3308269A1 (en) 1983-03-09 1984-09-13 Licentia Patent-Verwaltungs-Gmbh SOLAR CELL
US4539431A (en) 1983-06-06 1985-09-03 Sera Solar Corporation Pulse anneal method for solar cell
US4847504A (en) * 1983-08-15 1989-07-11 Applied Materials, Inc. Apparatus and methods for ion implantation
US4522657A (en) * 1983-10-20 1985-06-11 Westinghouse Electric Corp. Low temperature process for annealing shallow implanted N+/P junctions
US4589191A (en) 1983-10-20 1986-05-20 Unisearch Limited Manufacture of high efficiency solar cells
US4524237A (en) 1984-02-08 1985-06-18 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Increased voltage photovoltaic cell
US4542256A (en) 1984-04-27 1985-09-17 University Of Delaware Graded affinity photovoltaic cell
JPH0630237B2 (en) * 1984-09-10 1994-04-20 株式会社日立製作所 Ion implanter
GB8423558D0 (en) 1984-09-18 1984-10-24 Secr Defence Semi-conductor solar cells
US4667060A (en) 1985-05-28 1987-05-19 Spire Corporation Back junction photovoltaic solar cell
JPS61294866A (en) * 1985-06-21 1986-12-25 Nippon Texas Instr Kk Charge-coupled type semiconductor device
JPS6215864A (en) * 1985-07-15 1987-01-24 Hitachi Ltd Manufacture of solar cell
DE3536299A1 (en) 1985-10-11 1987-04-16 Nukem Gmbh SOLAR CELL MADE OF SILICON
US4665277A (en) 1986-03-11 1987-05-12 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Floating emitter solar cell
US4719355A (en) * 1986-04-10 1988-01-12 Texas Instruments Incorporated Ion source for an ion implanter
US4737688A (en) * 1986-07-22 1988-04-12 Applied Electron Corporation Wide area source of multiply ionized atomic or molecular species
JPS63143876A (en) 1986-12-08 1988-06-16 Hitachi Ltd Manufacture of solar cell
DE3712503A1 (en) 1987-04-13 1988-11-03 Nukem Gmbh SOLAR CELL
US4830678A (en) * 1987-06-01 1989-05-16 Todorof William J Liquid-cooled sealed enclosure for concentrator solar cell and secondary lens
US4834805A (en) * 1987-09-24 1989-05-30 Wattsun, Inc. Photovoltaic power modules and methods for making same
JPH01290267A (en) * 1988-05-18 1989-11-22 Fuji Electric Co Ltd Manufacture of photoelectric conversion element
EP0369666B1 (en) 1988-11-16 1995-06-14 Mitsubishi Denki Kabushiki Kaisha Solar cell
JP2808004B2 (en) * 1989-01-30 1998-10-08 京セラ株式会社 Solar cell
US5132544A (en) * 1990-08-29 1992-07-21 Nissin Electric Company Ltd. System for irradiating a surface with atomic and molecular ions using two dimensional magnetic scanning
JP2875892B2 (en) * 1990-12-20 1999-03-31 三菱重工業株式会社 Method of forming cubic boron nitride film
US5112409A (en) 1991-01-23 1992-05-12 Solarex Corporation Solar cells with reduced recombination under grid lines, and method of manufacturing same
US5125983A (en) 1991-04-22 1992-06-30 Electric Power Research Institute, Inc. Generating electric power from solar radiation
US5113735A (en) * 1991-04-23 1992-05-19 Alcan International Limited Slitting apparatus
USH1637H (en) * 1991-09-18 1997-03-04 Offord; Bruce W. Laser-assisted fabrication of bipolar transistors in silicon-on-sapphire (SOS)
JPH0797653B2 (en) 1991-10-01 1995-10-18 工業技術院長 Photoelectric conversion element
JP2837296B2 (en) 1991-10-17 1998-12-14 シャープ株式会社 Solar cell
DE4217428A1 (en) 1991-12-09 1993-06-17 Deutsche Aerospace High performance silicon crystalline solar cell structure - has more highly doped layer integrated in lightly doped layer in area below metallic contact
US5356488A (en) 1991-12-27 1994-10-18 Rudolf Hezel Solar cell and method for its manufacture
DE4202455C1 (en) 1992-01-29 1993-08-19 Siemens Ag, 8000 Muenchen, De
TW232079B (en) * 1992-03-17 1994-10-11 Wisconsin Alumni Res Found
US5374456A (en) 1992-12-23 1994-12-20 Hughes Aircraft Company Surface potential control in plasma processing of materials
US6084175A (en) 1993-05-20 2000-07-04 Amoco/Enron Solar Front contact trenches for polycrystalline photovoltaic devices and semi-conductor devices with buried contacts
US5421889A (en) 1993-06-29 1995-06-06 Tokyo Electron Limited Method and apparatus for inverting samples in a process
JP3159583B2 (en) * 1993-11-10 2001-04-23 シャープ株式会社 Solar cell and method of manufacturing the same
KR100366910B1 (en) * 1994-04-05 2003-03-04 소니 가부시끼 가이샤 Manufacturing method of semiconductor device
FR2722612B1 (en) 1994-07-13 1997-01-03 Centre Nat Rech Scient METHOD FOR MANUFACTURING A PHOTOVOLTAIC MATERIAL OR DEVICE, MATERIAL OR DEVICE THUS OBTAINED AND PHOTOPILE COMPRISING SUCH A MATERIAL OR DEVICE
US5583368A (en) 1994-08-11 1996-12-10 International Business Machines Corporation Stacked devices
US5693376A (en) 1995-06-23 1997-12-02 Wisconsin Alumni Research Foundation Method for plasma source ion implantation and deposition for cylindrical surfaces
US5554854A (en) * 1995-07-17 1996-09-10 Eaton Corporation In situ removal of contaminants from the interior surfaces of an ion beam implanter
US5653811A (en) * 1995-07-19 1997-08-05 Chan; Chung System for the plasma treatment of large area substrates
US5863831A (en) * 1995-08-14 1999-01-26 Advanced Materials Engineering Research, Inc. Process for fabricating semiconductor device with shallow p-type regions using dopant compounds containing elements of high solid solubility
GB2343545B (en) 1995-11-08 2000-06-21 Applied Materials Inc An ion implanter with three electrode deceleration structure and upstream mass selection
GB2344214B (en) * 1995-11-08 2000-08-09 Applied Materials Inc An ion implanter with improved beam definition
US5641362A (en) 1995-11-22 1997-06-24 Ebara Solar, Inc. Structure and fabrication process for an aluminum alloy junction self-aligned back contact silicon solar cell
US5760405A (en) * 1996-02-16 1998-06-02 Eaton Corporation Plasma chamber for controlling ion dosage in ion implantation
US6827824B1 (en) * 1996-04-12 2004-12-07 Micron Technology, Inc. Enhanced collimated deposition
US7118996B1 (en) 1996-05-15 2006-10-10 Semiconductor Energy Laboratory Co., Ltd. Apparatus and method for doping
GB2314202B (en) 1996-06-14 2000-08-09 Applied Materials Inc Ion implantation apparatus and a method of monitoring high energy neutral contamination in an ion implantation process
GB2316224B (en) 1996-06-14 2000-10-04 Applied Materials Inc Ion implantation method
US5885896A (en) * 1996-07-08 1999-03-23 Micron Technology, Inc. Using implants to lower anneal temperatures
JP4197193B2 (en) * 1996-07-08 2008-12-17 株式会社半導体エネルギー研究所 Method for manufacturing photoelectric conversion device
EP0837333A3 (en) * 1996-10-18 1999-06-09 Tokyo Electron Limited Apparatus for aligning a semiconductor wafer with an inspection contactor
US6091021A (en) 1996-11-01 2000-07-18 Sandia Corporation Silicon cells made by self-aligned selective-emitter plasma-etchback process
US5963801A (en) 1996-12-19 1999-10-05 Lsi Logic Corporation Method of forming retrograde well structures and punch-through barriers using low energy implants
US6552414B1 (en) * 1996-12-24 2003-04-22 Imec Vzw Semiconductor device with selectively diffused regions
US6239441B1 (en) 1997-01-20 2001-05-29 Kabushiki Kaisha Toshiba Apparatus for manufacturing a semiconductor device and a method for manufacturing a semiconductor device
US5945012A (en) 1997-02-18 1999-08-31 Silicon Genesis Corporation Tumbling barrel plasma processor
JPH10326837A (en) 1997-03-25 1998-12-08 Toshiba Corp Semiconductor integrated circuit device and manufacture thereof, semiconductor device and manufacture thereof
JP3468670B2 (en) 1997-04-28 2003-11-17 シャープ株式会社 Solar cell and manufacturing method thereof
KR100223847B1 (en) 1997-05-06 1999-10-15 구본준 Semiconductor device and method of manufacturing the same
US6033974A (en) 1997-05-12 2000-03-07 Silicon Genesis Corporation Method for controlled cleaving process
US6155909A (en) 1997-05-12 2000-12-05 Silicon Genesis Corporation Controlled cleavage system using pressurized fluid
US6291313B1 (en) 1997-05-12 2001-09-18 Silicon Genesis Corporation Method and device for controlled cleaving process
US5907158A (en) 1997-05-14 1999-05-25 Ebara Corporation Broad range ion implanter
GB2325561B (en) 1997-05-20 2001-10-17 Applied Materials Inc Apparatus for and methods of implanting desired chemical species in semiconductor substrates
US6103599A (en) 1997-07-25 2000-08-15 Silicon Genesis Corporation Planarizing technique for multilayered substrates
AU8675798A (en) 1997-07-29 1999-02-22 Silicon Genesis Corporation Cluster tool method and apparatus using plasma immersion ion implantation
EP1018153A1 (en) 1997-08-29 2000-07-12 Sharon N. Farrens In situ plasma wafer bonding method
US5998282A (en) 1997-10-21 1999-12-07 Lukaszek; Wieslaw A. Method of reducing charging damage to integrated circuits in ion implant and plasma-based integrated circuit process equipment
US6006253A (en) 1997-10-31 1999-12-21 Intel Corporation Method and apparatus to provide a backchannel for receiver terminals in a loosely-coupled conference
US6016036A (en) 1998-01-28 2000-01-18 Eaton Corporation Magnetic filter for ion source
US6265328B1 (en) 1998-01-30 2001-07-24 Silicon Genesis Corporation Wafer edge engineering method and device
US6051073A (en) 1998-02-11 2000-04-18 Silicon Genesis Corporation Perforated shield for plasma immersion ion implantation
US6228176B1 (en) 1998-02-11 2001-05-08 Silicon Genesis Corporation Contoured platen design for plasma immerson ion implantation
US6120660A (en) 1998-02-11 2000-09-19 Silicon Genesis Corporation Removable liner design for plasma immersion ion implantation
US6217724B1 (en) 1998-02-11 2001-04-17 Silicon General Corporation Coated platen design for plasma immersion ion implantation
US6186091B1 (en) 1998-02-11 2001-02-13 Silicon Genesis Corporation Shielded platen design for plasma immersion ion implantation
US6269765B1 (en) 1998-02-11 2001-08-07 Silicon Genesis Corporation Collection devices for plasma immersion ion implantation
US6274459B1 (en) 1998-02-17 2001-08-14 Silicon Genesis Corporation Method for non mass selected ion implant profile control
US6083324A (en) 1998-02-19 2000-07-04 Silicon Genesis Corporation Gettering technique for silicon-on-insulator wafers
US6060718A (en) 1998-02-26 2000-05-09 Eaton Corporation Ion source having wide output current operating range
US6113735A (en) 1998-03-02 2000-09-05 Silicon Genesis Corporation Distributed system and code for control and automation of plasma immersion ion implanter
US6034321A (en) 1998-03-24 2000-03-07 Essential Research, Inc. Dot-junction photovoltaic cells using high-absorption semiconductors
US6221774B1 (en) 1998-04-10 2001-04-24 Silicon Genesis Corporation Method for surface treatment of substrates
US6335534B1 (en) 1998-04-17 2002-01-01 Kabushiki Kaisha Toshiba Ion implantation apparatus, ion generating apparatus and semiconductor manufacturing method with ion implantation processes
DE19820152A1 (en) 1998-05-06 1999-11-11 Rossendorf Forschzent Boundary layer containing nitrogen on components consisting of stainless steel, and method for producing such a boundary layer
US6321016B1 (en) 1998-06-19 2001-11-20 Pirelli Cavi E Sistemi S.P.A. Optical fiber having low non-linearity for WDM transmission
US6291314B1 (en) 1998-06-23 2001-09-18 Silicon Genesis Corporation Controlled cleavage process and device for patterned films using a release layer
US6248649B1 (en) * 1998-06-23 2001-06-19 Silicon Genesis Corporation Controlled cleavage process and device for patterned films using patterned implants
US6291326B1 (en) 1998-06-23 2001-09-18 Silicon Genesis Corporation Pre-semiconductor process implant and post-process film separation
AUPP437598A0 (en) 1998-06-29 1998-07-23 Unisearch Limited A self aligning method for forming a selective emitter and metallization in a solar cell
KR100414132B1 (en) 1998-07-02 2004-01-07 아스트로파워 Silicon thin-film, silicon thin-film electronic device, integrated solar cell, module, and methods of manufacturing the same
JP2000026975A (en) * 1998-07-09 2000-01-25 Komatsu Ltd Surface treating device
JP2000123778A (en) * 1998-10-14 2000-04-28 Hitachi Ltd Ion implanting device and ion implanting method
US6150708A (en) 1998-11-13 2000-11-21 Advanced Micro Devices, Inc. Advanced CMOS circuitry that utilizes both sides of a wafer surface for increased circuit density
US20010017109A1 (en) 1998-12-01 2001-08-30 Wei Liu Enhanced plasma mode and system for plasma immersion ion implantation
US20010002584A1 (en) 1998-12-01 2001-06-07 Wei Liu Enhanced plasma mode and system for plasma immersion ion implantation
US6300227B1 (en) 1998-12-01 2001-10-09 Silicon Genesis Corporation Enhanced plasma mode and system for plasma immersion ion implantation
US6213050B1 (en) 1998-12-01 2001-04-10 Silicon Genesis Corporation Enhanced plasma mode and computer system for plasma immersion ion implantation
US6534381B2 (en) 1999-01-08 2003-03-18 Silicon Genesis Corporation Method for fabricating multi-layered substrates
US6204151B1 (en) 1999-04-21 2001-03-20 Silicon Genesis Corporation Smoothing method for cleaved films made using thermal treatment
US6171965B1 (en) 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates
US6287941B1 (en) 1999-04-21 2001-09-11 Silicon Genesis Corporation Surface finishing of SOI substrates using an EPI process
US6458723B1 (en) 1999-06-24 2002-10-01 Silicon Genesis Corporation High temperature implant apparatus
US6263941B1 (en) 1999-08-10 2001-07-24 Silicon Genesis Corporation Nozzle for cleaving substrates
US6500732B1 (en) 1999-08-10 2002-12-31 Silicon Genesis Corporation Cleaving process to fabricate multilayered substrates using low implantation doses
US6221740B1 (en) * 1999-08-10 2001-04-24 Silicon Genesis Corporation Substrate cleaving tool and method
TW419834B (en) 1999-09-01 2001-01-21 Opto Tech Corp Photovoltaic generator
US6489241B1 (en) 1999-09-17 2002-12-03 Applied Materials, Inc. Apparatus and method for surface finishing a silicon film
US7066703B2 (en) * 1999-09-29 2006-06-27 Tokyo Electron Limited Chuck transport method and system
JP2001189483A (en) 1999-10-18 2001-07-10 Sharp Corp Solar battery cell with bypass function, multi-junction laminating type solar battery cell with bypass function, and their manufacturing method
EP1238406B1 (en) 1999-12-06 2008-12-17 TEL Epion Inc. Gas cluster ion beam smoother apparatus
DE10060002B4 (en) * 1999-12-07 2016-01-28 Komatsu Ltd. Device for surface treatment
EP2426693A3 (en) * 1999-12-13 2013-01-16 Semequip, Inc. Ion source
US6544862B1 (en) 2000-01-14 2003-04-08 Silicon Genesis Corporation Particle distribution method and resulting structure for a layer transfer process
US6376370B1 (en) * 2000-01-18 2002-04-23 Micron Technology, Inc. Process for providing seed layers for using aluminum, copper, gold and silver metallurgy process for providing seed layers for using aluminum, copper, gold and silver metallurgy
JP4450126B2 (en) 2000-01-21 2010-04-14 日新電機株式会社 Method for forming silicon crystal thin film
JP2001252555A (en) * 2000-03-09 2001-09-18 Hitachi Ltd System for forming thin film
US6417515B1 (en) 2000-03-17 2002-07-09 International Business Machines Corporation In-situ ion implant activation and measurement apparatus
US20010046566A1 (en) * 2000-03-23 2001-11-29 Chu Paul K. Apparatus and method for direct current plasma immersion ion implantation
JP3888860B2 (en) 2000-05-24 2007-03-07 シャープ株式会社 Solar cell protection method
FR2809867B1 (en) * 2000-05-30 2003-10-24 Commissariat Energie Atomique FRAGILE SUBSTRATE AND METHOD FOR MANUFACTURING SUCH SUBSTRATE
US6495010B2 (en) 2000-07-10 2002-12-17 Unaxis Usa, Inc. Differentially-pumped material processing system
US6604033B1 (en) 2000-07-25 2003-08-05 Networkcar.Com Wireless diagnostic system for characterizing a vehicle's exhaust emissions
US6636790B1 (en) 2000-07-25 2003-10-21 Reynolds And Reynolds Holdings, Inc. Wireless diagnostic system and method for monitoring vehicles
US7228211B1 (en) 2000-07-25 2007-06-05 Hti Ip, Llc Telematics device for vehicles with an interface for multiple peripheral devices
JP2002083981A (en) * 2000-09-07 2002-03-22 Shin Etsu Handotai Co Ltd Solar battery cell and its manufacturing method
US20020090758A1 (en) * 2000-09-19 2002-07-11 Silicon Genesis Corporation Method and resulting device for manufacturing for double gated transistors
US6294434B1 (en) * 2000-09-27 2001-09-25 Vanguard International Semiconductor Corporation Method of forming a metal silicide layer on a polysilicon gate structure and on a source/drain region of a MOSFET device
JP2002289514A (en) * 2000-12-22 2002-10-04 Nikon Corp Exposure system and method
KR100366349B1 (en) * 2001-01-03 2002-12-31 삼성에스디아이 주식회사 solar cell and method for manufacturing the same
US6448152B1 (en) 2001-02-20 2002-09-10 Silicon Genesis Corporation Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer
US7523159B1 (en) * 2001-03-14 2009-04-21 Hti, Ip, Llc Systems, methods and devices for a telematics web services interface feature
US6611740B2 (en) 2001-03-14 2003-08-26 Networkcar Internet-based vehicle-diagnostic system
US6547939B2 (en) 2001-03-29 2003-04-15 Super Light Wave Corp. Adjustable shadow mask for improving uniformity of film deposition using multiple monitoring points along radius of substrate
US20020144725A1 (en) 2001-04-10 2002-10-10 Motorola, Inc. Semiconductor structure suitable for forming a solar cell, device including the structure, and methods of forming the device and structure
JP3888608B2 (en) 2001-04-25 2007-03-07 東京エレクトロン株式会社 Substrate double-sided processing equipment
US6780759B2 (en) 2001-05-09 2004-08-24 Silicon Genesis Corporation Method for multi-frequency bonding
US20020170591A1 (en) 2001-05-15 2002-11-21 Pharmaseq, Inc. Method and apparatus for powering circuitry with on-chip solar cells within a common substrate
DE60112726T2 (en) 2001-05-15 2006-06-14 St Microelectronics Srl Semiconductor photodetector with high gain and manufacturing process
US20030015700A1 (en) 2001-07-20 2003-01-23 Motorola, Inc. Suitable semiconductor structure for forming multijunction solar cell and method for forming the same
US6594579B1 (en) 2001-08-06 2003-07-15 Networkcar Internet-based method for determining a vehicle's fuel efficiency
CN1996553A (en) * 2001-08-31 2007-07-11 阿赛斯特技术公司 Unified frame for semiconductor material handling system
DE10142481A1 (en) 2001-08-31 2003-03-27 Rudolf Hezel Solar cell and method for producing such
US7109517B2 (en) 2001-11-16 2006-09-19 Zaidi Saleem H Method of making an enhanced optical absorption and radiation tolerance in thin-film solar cells and photodetectors
US7174243B1 (en) 2001-12-06 2007-02-06 Hti Ip, Llc Wireless, internet-based system for transmitting and analyzing GPS data
US6787693B2 (en) 2001-12-06 2004-09-07 International Rectifier Corporation Fast turn on/off photovoltaic generator for photovoltaic relay
US6613974B2 (en) 2001-12-21 2003-09-02 Micrel, Incorporated Tandem Si-Ge solar cell with improved conversion efficiency
US6518184B1 (en) 2002-01-18 2003-02-11 Intel Corporation Enhancement of an interconnect
US7225047B2 (en) 2002-03-19 2007-05-29 Applied Materials, Inc. Method, system and medium for controlling semiconductor wafer processes using critical dimension measurements
US6660928B1 (en) 2002-04-02 2003-12-09 Essential Research, Inc. Multi-junction photovoltaic cell
JP2004031648A (en) * 2002-06-26 2004-01-29 Toppan Printing Co Ltd Photoelectric conversion element having optical confinement layer, photoelectric conversion device and solar battery having the device
US20040025932A1 (en) 2002-08-12 2004-02-12 John Husher Variegated, high efficiency solar cell and method for making same
GB2409340B (en) 2002-10-04 2006-05-10 Silicon Genesis Corp Method for treating semiconductor material
US8187377B2 (en) 2002-10-04 2012-05-29 Silicon Genesis Corporation Non-contact etch annealing of strained layers
US6979987B2 (en) * 2002-11-14 2005-12-27 Fyre Storm, Inc. Method of regulating an output voltage of a power converter by sensing the output voltage during a first time interval and calculating a next current value in an inductor sufficient to bring the output voltage to a target voltage within a second time interval immediately following the first time interval and varying a duty cycle of a switch during the second time interval
JP2004193350A (en) 2002-12-11 2004-07-08 Sharp Corp Solar battery cell and its manufacturing method
JP2004273826A (en) * 2003-03-10 2004-09-30 Sharp Corp Photoelectric converter and its fabricating process
JP4373115B2 (en) 2003-04-04 2009-11-25 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7339110B1 (en) * 2003-04-10 2008-03-04 Sunpower Corporation Solar cell and method of manufacture
US7199039B2 (en) * 2003-05-19 2007-04-03 Intel Corporation Interconnect routing over semiconductor for editing through the back side of an integrated circuit
WO2005004198A2 (en) * 2003-06-13 2005-01-13 North Carolina State University Complex oxides for use in semiconductor devices and related methods
US20060166394A1 (en) 2003-07-07 2006-07-27 Kukulka Jerry R Solar cell structure with solar cells having reverse-bias protection using an implanted current shunt
US6949895B2 (en) * 2003-09-03 2005-09-27 Axcelis Technologies, Inc. Unipolar electrostatic quadrupole lens and switching methods for charged beam transport
JP4660642B2 (en) * 2003-10-17 2011-03-30 信越化学工業株式会社 Solar cell and manufacturing method thereof
US7354815B2 (en) 2003-11-18 2008-04-08 Silicon Genesis Corporation Method for fabricating semiconductor devices using strained silicon bearing material
US7081186B2 (en) 2003-11-20 2006-07-25 Sheffield Hallam University Combined coating process comprising magnetic field-assisted, high power, pulsed cathode sputtering and an unbalanced magnetron
US20050150597A1 (en) 2004-01-09 2005-07-14 Silicon Genesis Corporation Apparatus and method for controlled cleaving
GB2409928B (en) 2004-01-09 2007-03-21 Applied Materials Inc Improvements relating to ion implantation
US7390724B2 (en) 2004-04-12 2008-06-24 Silicon Genesis Corporation Method and system for lattice space engineering
US7225065B1 (en) 2004-04-26 2007-05-29 Hti Ip, Llc In-vehicle wiring harness with multiple adaptors for an on-board diagnostic connector
US20050247668A1 (en) 2004-05-06 2005-11-10 Silicon Genesis Corporation Method for smoothing a film of material using a ring structure
JP2005322780A (en) * 2004-05-10 2005-11-17 Toyota Motor Corp Solar cell
GB0410743D0 (en) * 2004-05-14 2004-06-16 Vivactiss Bvba Holder for wafers
US7767561B2 (en) 2004-07-20 2010-08-03 Applied Materials, Inc. Plasma immersion ion implantation reactor having an ion shower grid
US8058156B2 (en) 2004-07-20 2011-11-15 Applied Materials, Inc. Plasma immersion ion implantation reactor having multiple ion shower grids
US8963169B2 (en) 2004-07-28 2015-02-24 Quantum Semiconductor Llc CMOS pixels comprising epitaxial layers for light-sensing and light emission
US7094666B2 (en) 2004-07-29 2006-08-22 Silicon Genesis Corporation Method and system for fabricating strained layers for the manufacture of integrated circuits
US7078317B2 (en) 2004-08-06 2006-07-18 Silicon Genesis Corporation Method and system for source switching and in-situ plasma bonding
GB2417251A (en) * 2004-08-18 2006-02-22 Nanofilm Technologies Int Removing material from a substrate surface using plasma
US7250323B2 (en) 2004-10-25 2007-07-31 Rochester Institute Of Technology Methods of making energy conversion devices with a substantially contiguous depletion regions
US7611322B2 (en) * 2004-11-18 2009-11-03 Intevac, Inc. Processing thin wafers
US7547609B2 (en) 2004-11-24 2009-06-16 Silicon Genesis Corporation Method and structure for implanting bonded substrates for electrical conductivity
US7399680B2 (en) 2004-11-24 2008-07-15 Silicon Genesis Corporation Method and structure for implanting bonded substrates for electrical conductivity
US7268431B2 (en) 2004-12-30 2007-09-11 Advantech Global, Ltd System for and method of forming via holes by use of selective plasma etching in a continuous inline shadow mask deposition process
US7022984B1 (en) * 2005-01-31 2006-04-04 Axcelis Technologies, Inc. Biased electrostatic deflector
US8241996B2 (en) 2005-02-28 2012-08-14 Silicon Genesis Corporation Substrate stiffness method and resulting devices for layer transfer process
US20060234484A1 (en) 2005-04-14 2006-10-19 International Business Machines Corporation Method and structure for ion implantation by ion scattering
US7520292B2 (en) 2005-05-17 2009-04-21 Brian Weltman Pressure activated trap primer and water hammer combination
JP2007022314A (en) 2005-07-15 2007-02-01 Kanzaki Kokyukoki Mfg Co Ltd Hydraulic axle drive device
US7674687B2 (en) * 2005-07-27 2010-03-09 Silicon Genesis Corporation Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process
US20070031609A1 (en) * 2005-07-29 2007-02-08 Ajay Kumar Chemical vapor deposition chamber with dual frequency bias and method for manufacturing a photomask using the same
US7166520B1 (en) 2005-08-08 2007-01-23 Silicon Genesis Corporation Thin handle substrate method and structure for fabricating devices using one or more films provided by a layer transfer process
US20070029043A1 (en) * 2005-08-08 2007-02-08 Silicon Genesis Corporation Pre-made cleavable substrate method and structure of fabricating devices using one or more films provided by a layer transfer process
US20070032044A1 (en) * 2005-08-08 2007-02-08 Silicon Genesis Corporation Method and structure for fabricating devices using one or more films provided by a layer transfer process and etch back
US7317579B2 (en) * 2005-08-11 2008-01-08 Micron Technology, Inc. Method and apparatus providing graded-index microlenses
US7427554B2 (en) 2005-08-12 2008-09-23 Silicon Genesis Corporation Manufacturing strained silicon substrates using a backing material
KR100653073B1 (en) * 2005-09-28 2006-12-01 삼성전자주식회사 Apparatus for treating substrate and method of treating substrate
US20070081138A1 (en) * 2005-10-11 2007-04-12 Asml Netherlands B.V. Lithographic projection apparatus, device manufacturing methods and mask for use in a device manufacturing method
US7524743B2 (en) 2005-10-13 2009-04-28 Varian Semiconductor Equipment Associates, Inc. Conformal doping apparatus and method
WO2007047536A2 (en) * 2005-10-14 2007-04-26 Silicon Genesis Corporation Method and apparatus for flag-less wafer bonding tool
US7796849B2 (en) 2005-10-25 2010-09-14 Georgia Tech Research Corporation Spatial separation of optical frequency components using photonic crystals
WO2007106180A2 (en) 2005-11-07 2007-09-20 Applied Materials, Inc. Photovoltaic contact and wiring formation
US20070169806A1 (en) 2006-01-20 2007-07-26 Palo Alto Research Center Incorporated Solar cell production using non-contact patterning and direct-write metallization
KR101181820B1 (en) * 2005-12-29 2012-09-11 삼성에스디아이 주식회사 Manufacturing method of solar cell
US7863157B2 (en) 2006-03-17 2011-01-04 Silicon Genesis Corporation Method and structure for fabricating solar cells using a layer transfer process
US7598153B2 (en) 2006-03-31 2009-10-06 Silicon Genesis Corporation Method and structure for fabricating bonded substrate structures using thermal processing to remove oxygen species
WO2007118121A2 (en) 2006-04-05 2007-10-18 Silicon Genesis Corporation Method and structure for fabricating solar cells using a layer transfer process
CN101055898A (en) 2006-04-11 2007-10-17 新日光能源科技股份有限公司 Photoelectrical conversion device, photoelectrical conversion part and its base board and making method
US7579654B2 (en) 2006-05-31 2009-08-25 Corning Incorporated Semiconductor on insulator structure made using radiation annealing
US20070277875A1 (en) 2006-05-31 2007-12-06 Kishor Purushottam Gadkaree Thin film photovoltaic structure
US7928317B2 (en) 2006-06-05 2011-04-19 Translucent, Inc. Thin film solar cell
US8153513B2 (en) 2006-07-25 2012-04-10 Silicon Genesis Corporation Method and system for continuous large-area scanning implantation process
US7701011B2 (en) * 2006-08-15 2010-04-20 Kovio, Inc. Printed dopant layers
JP4779870B2 (en) * 2006-08-18 2011-09-28 株式会社日立製作所 Ion implantation method and apparatus
US7811900B2 (en) 2006-09-08 2010-10-12 Silicon Genesis Corporation Method and structure for fabricating solar cells using a thick layer transfer process
US8293619B2 (en) * 2008-08-28 2012-10-23 Silicon Genesis Corporation Layer transfer of films utilizing controlled propagation
KR20080023774A (en) 2006-09-12 2008-03-17 동부일렉트로닉스 주식회사 Cmos image sensor using surface field effect
US20080092944A1 (en) 2006-10-16 2008-04-24 Leonid Rubin Semiconductor structure and process for forming ohmic connections to a semiconductor structure
US20080092947A1 (en) 2006-10-24 2008-04-24 Applied Materials, Inc. Pulse plating of a low stress film on a solar cell substrate
JP2008112848A (en) * 2006-10-30 2008-05-15 Shin Etsu Chem Co Ltd Process for manufacturing single crystal silicon solar cell and single crystal silicon solar cell
US8124499B2 (en) 2006-11-06 2012-02-28 Silicon Genesis Corporation Method and structure for thick layer transfer using a linear accelerator
US20080121276A1 (en) * 2006-11-29 2008-05-29 Applied Materials, Inc. Selective electroless deposition for solar cells
US20080128019A1 (en) * 2006-12-01 2008-06-05 Applied Materials, Inc. Method of metallizing a solar cell substrate
KR100759084B1 (en) 2006-12-07 2007-09-19 실리콘 디스플레이 (주) Ion doping apparatus
KR100836765B1 (en) 2007-01-08 2008-06-10 삼성전자주식회사 Semiconductor apparatus using an ion beam
US20080188011A1 (en) 2007-01-26 2008-08-07 Silicon Genesis Corporation Apparatus and method of temperature conrol during cleaving processes of thick film materials
US7988875B2 (en) 2007-02-08 2011-08-02 Applied Materials, Inc. Differential etch rate control of layers deposited by chemical vapor deposition
US7867409B2 (en) 2007-03-29 2011-01-11 Tokyo Electron Limited Control of ion angular distribution function at wafer surface
US20080275546A1 (en) * 2007-05-03 2008-11-06 Chameleon Scientific Corp Inhibitory cell adhesion surfaces
US20080296261A1 (en) * 2007-06-01 2008-12-04 Nordson Corporation Apparatus and methods for improving treatment uniformity in a plasma process
TWI450401B (en) * 2007-08-28 2014-08-21 Mosel Vitelic Inc Solar cell and method for manufacturing the same
WO2009029900A1 (en) 2007-08-31 2009-03-05 Applied Materials, Inc. Improved methods of emitter formation in solar cells
US7820460B2 (en) 2007-09-07 2010-10-26 Varian Semiconductor Equipment Associates, Inc. Patterned assembly for manufacturing a solar cell and a method thereof
US7598161B2 (en) 2007-09-26 2009-10-06 Advanced Micro Devices, Inc. Method of forming transistor devices with different threshold voltages using halo implant shadowing
JP4406452B2 (en) * 2007-09-27 2010-01-27 株式会社日立製作所 Belt-shaped mold and nanoimprint apparatus using the same
US20090206275A1 (en) 2007-10-03 2009-08-20 Silcon Genesis Corporation Accelerator particle beam apparatus and method for low contaminate processing
US20090124064A1 (en) 2007-11-13 2009-05-14 Varian Semiconductor Equipment Associates, Inc. Particle beam assisted modification of thin film materials
US20090142875A1 (en) * 2007-11-30 2009-06-04 Applied Materials, Inc. Method of making an improved selective emitter for silicon solar cells
KR101385750B1 (en) * 2007-11-30 2014-04-18 삼성전자주식회사 Substrate processing apparatus using neutralized beam and method thereof
US20090152162A1 (en) * 2007-12-13 2009-06-18 Silicon Genesis Corporation Carrier apparatus and method for shaped sheet materials
US20090162970A1 (en) 2007-12-20 2009-06-25 Yang Michael X Material modification in solar cell fabrication with ion doping
US8003954B2 (en) 2008-01-03 2011-08-23 Varian Semiconductor Equipment Associates, Inc. Gas delivery system for an ion source
US8563352B2 (en) 2008-02-05 2013-10-22 Gtat Corporation Creation and translation of low-relief texture for a photovoltaic cell
US20090227095A1 (en) 2008-03-05 2009-09-10 Nicholas Bateman Counterdoping for solar cells
WO2009111669A2 (en) 2008-03-05 2009-09-11 Varian Semiconductor Equipment Associates Maskless doping technique for solar cells
US8461032B2 (en) 2008-03-05 2013-06-11 Varian Semiconductor Equipment Associates, Inc. Use of dopants with different diffusivities for solar cell manufacture
US20090227061A1 (en) 2008-03-05 2009-09-10 Nicholas Bateman Establishing a high phosphorus concentration in solar cells
US20090317937A1 (en) * 2008-06-20 2009-12-24 Atul Gupta Maskless Doping Technique for Solar Cells
US7727866B2 (en) 2008-03-05 2010-06-01 Varian Semiconductor Equipment Associates, Inc. Use of chained implants in solar cells
US20090246706A1 (en) * 2008-04-01 2009-10-01 Applied Materials, Inc. Patterning resolution enhancement combining interference lithography and self-aligned double patterning techniques
JP2011524640A (en) 2008-06-11 2011-09-01 インテバック・インコーポレイテッド Solar cell forming method and solar cell
US20100154870A1 (en) 2008-06-20 2010-06-24 Nicholas Bateman Use of Pattern Recognition to Align Patterns in a Downstream Process
WO2010030645A2 (en) 2008-09-10 2010-03-18 Varian Semiconductor Equipment Associates, Inc. Techniques for manufacturing solar cells
US8815634B2 (en) 2008-10-31 2014-08-26 Varian Semiconductor Equipment Associates, Inc. Dark currents and reducing defects in image sensors and photovoltaic junctions
US7816239B2 (en) 2008-11-20 2010-10-19 Varian Semiconductor Equipment Associates, Inc. Technique for manufacturing a solar cell
US7820532B2 (en) * 2008-12-29 2010-10-26 Honeywell International Inc. Methods for simultaneously forming doped regions having different conductivity-determining type element profiles
US8153466B2 (en) 2009-01-21 2012-04-10 Varian Semiconductor Equipment Associates, Inc. Mask applied to a workpiece
US8685846B2 (en) 2009-01-30 2014-04-01 Varian Semiconductor Equipment Associates, Inc. Technique for processing a substrate
KR101285265B1 (en) * 2009-02-06 2013-07-12 캐논 아네르바 가부시키가이샤 Plasma Processing Device, Plasma Processing Method, And Method of Manufacturing Element Including Substrate To be Processed
US20100229928A1 (en) 2009-03-12 2010-09-16 Twin Creeks Technologies, Inc. Back-contact photovoltaic cell comprising a thin lamina having a superstrate receiver element
JP5472862B2 (en) 2009-03-17 2014-04-16 三菱電機株式会社 Method for manufacturing power semiconductor device
US7964431B2 (en) 2009-03-19 2011-06-21 Twin Creeks Technologies, Inc. Method to make electrical contact to a bonded face of a photovoltaic cell
US20110162703A1 (en) * 2009-03-20 2011-07-07 Solar Implant Technologies, Inc. Advanced high efficientcy crystalline solar cell fabrication method
US8749053B2 (en) * 2009-06-23 2014-06-10 Intevac, Inc. Plasma grid implant system for use in solar cell fabrications
EP2534674B1 (en) 2010-02-09 2016-04-06 Intevac, Inc. An adjustable shadow mask assembly for use in solar cell fabrications
TWI469368B (en) 2010-11-17 2015-01-11 Intevac Inc Direct current ion implantation for solid phase epitaxial regrowth in solar cell fabrication
CN106847736B (en) * 2011-11-08 2020-08-11 因特瓦克公司 Substrate processing system and method
JP5367129B2 (en) 2012-07-05 2013-12-11 キヤノン株式会社 Imaging apparatus, control apparatus, and control method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4141756A (en) * 1977-10-14 1979-02-27 Honeywell Inc. Method of making a gap UV photodiode by multiple ion-implantations
US4676845A (en) * 1986-02-18 1987-06-30 Spire Corporation Passivated deep p/n junction
US20080044964A1 (en) * 2006-08-15 2008-02-21 Kovio, Inc. Printed dopant layers
US20080128641A1 (en) * 2006-11-08 2008-06-05 Silicon Genesis Corporation Apparatus and method for introducing particles using a radio frequency quadrupole linear accelerator for semiconductor materials

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8697553B2 (en) 2008-06-11 2014-04-15 Intevac, Inc Solar cell fabrication with faceting and ion implantation
US8053867B2 (en) 2008-08-20 2011-11-08 Honeywell International Inc. Phosphorous-comprising dopants and methods for forming phosphorous-doped regions in semiconductor substrates using phosphorous-comprising dopants
US7951696B2 (en) 2008-09-30 2011-05-31 Honeywell International Inc. Methods for simultaneously forming N-type and P-type doped regions using non-contact printing processes
US7820532B2 (en) 2008-12-29 2010-10-26 Honeywell International Inc. Methods for simultaneously forming doped regions having different conductivity-determining type element profiles
US8518170B2 (en) 2008-12-29 2013-08-27 Honeywell International Inc. Boron-comprising inks for forming boron-doped regions in semiconductor substrates using non-contact printing processes and methods for fabricating such boron-comprising inks
US8997688B2 (en) 2009-06-23 2015-04-07 Intevac, Inc. Ion implant system having grid assembly
US9741894B2 (en) 2009-06-23 2017-08-22 Intevac, Inc. Ion implant system having grid assembly
US8697552B2 (en) 2009-06-23 2014-04-15 Intevac, Inc. Method for ion implant using grid assembly
US9303314B2 (en) 2009-06-23 2016-04-05 Intevac, Inc. Ion implant system having grid assembly
US8324089B2 (en) 2009-07-23 2012-12-04 Honeywell International Inc. Compositions for forming doped regions in semiconductor substrates, methods for fabricating such compositions, and methods for forming doped regions using such compositions
JP2015111721A (en) * 2010-06-03 2015-06-18 サニーバ，インコーポレイテッド Ion-implanted selective emitter solar cell involving in-situ surface passivation
JP2013527625A (en) * 2010-06-03 2013-06-27 サニーバ，インコーポレイテッド Ion implanted selective emitter solar cell with IN-SITU surface passivation
JP2013536589A (en) * 2010-08-25 2013-09-19 サニーバ，インコーポレイテッド Back junction solar cell with selective surface electric field
JPWO2013015362A1 (en) * 2011-07-28 2015-02-23 京セラ株式会社 Solar cell element and solar cell module
CN103718305A (en) * 2011-07-28 2014-04-09 京瓷株式会社 Solar cell element and solar cell module
CN103718305B (en) * 2011-07-28 2016-06-01 京瓷株式会社 Solar cell device and solar module
WO2013015362A1 (en) * 2011-07-28 2013-01-31 京セラ株式会社 Solar cell element and solar cell module
US8629294B2 (en) 2011-08-25 2014-01-14 Honeywell International Inc. Borate esters, boron-comprising dopants, and methods of fabricating boron-comprising dopants
US8975170B2 (en) 2011-10-24 2015-03-10 Honeywell International Inc. Dopant ink compositions for forming doped regions in semiconductor substrates, and methods for fabricating dopant ink compositions
US9324598B2 (en) 2011-11-08 2016-04-26 Intevac, Inc. Substrate processing system and method
US9875922B2 (en) 2011-11-08 2018-01-23 Intevac, Inc. Substrate processing system and method
US9318332B2 (en) 2012-12-19 2016-04-19 Intevac, Inc. Grid for plasma ion implant
US9583661B2 (en) 2012-12-19 2017-02-28 Intevac, Inc. Grid for plasma ion implant
US9960287B2 (en) 2014-02-11 2018-05-01 Picasolar, Inc. Solar cells and methods of fabrication thereof

Also Published As

Publication number Publication date
HK1158366A1 (en) 2012-07-13
KR20110042051A (en) 2011-04-22
CN102150278A (en) 2011-08-10
US20090308450A1 (en) 2009-12-17
WO2009152368A1 (en) 2009-12-17
KR20110042053A (en) 2011-04-22
US20090308440A1 (en) 2009-12-17
CN102099923B (en) 2016-04-27
JP2011524638A (en) 2011-09-01
EP2319087A1 (en) 2011-05-11
WO2009152365A1 (en) 2009-12-17
WO2009152375A1 (en) 2009-12-17
JP5520290B2 (en) 2014-06-11
KR20110042052A (en) 2011-04-22
EP2304803A1 (en) 2011-04-06
KR20110050423A (en) 2011-05-13
EP2308060A4 (en) 2013-10-16
EP2319088A1 (en) 2011-05-11
CN102099923A (en) 2011-06-15
CN102150277A (en) 2011-08-10
US20090309039A1 (en) 2009-12-17
JP2011524640A (en) 2011-09-01
US20090308439A1 (en) 2009-12-17
CN102099870A (en) 2011-06-15
EP2308060A1 (en) 2011-04-13
US8697553B2 (en) 2014-04-15
JP2011524639A (en) 2011-09-01
JP2011525301A (en) 2011-09-15
US8871619B2 (en) 2014-10-28

Similar Documents

Publication Publication Date Title
US20090308440A1 (en) Formation of solar cell-selective emitter using implant and anneal method
KR101721982B1 (en) Advanced high efficiency crystalline solar cell fabrication method
EP2608280B1 (en) Method for manufacturing a solar cell comprising ion implantation and selective activation of emitter and back surface field regions via laser treatment
US9515212B2 (en) Solar cell and method for manufacturing with pre-amorphization implant to form emitter
US9978888B2 (en) Solar cell and method for manufacturing the same
JP2013531371A (en) Selective emitter solar cells formed by a hybrid process of diffusion and ion implantation.
US20100184250A1 (en) Self-aligned selective emitter formed by counterdoping
JP2013520821A (en) Method for forming selective contacts
Abbott et al. N-type bifacial solar cells with laser doped contacts
US9293623B2 (en) Techniques for manufacturing devices

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980128202.1

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09763666

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2011513706

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20117000605

Country of ref document: KR

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2009763666

Country of ref document: EP