WO2012134574A1 - Self-forming, self-aligned barriers for back-end interconnects and methods of making same - Google Patents
Self-forming, self-aligned barriers for back-end interconnects and methods of making same Download PDFInfo
- Publication number
- WO2012134574A1 WO2012134574A1 PCT/US2011/066922 US2011066922W WO2012134574A1 WO 2012134574 A1 WO2012134574 A1 WO 2012134574A1 US 2011066922 W US2011066922 W US 2011066922W WO 2012134574 A1 WO2012134574 A1 WO 2012134574A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wire
- metallization
- barrier
- alloy
- subsequent
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by physical means, e.g. sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32051—Deposition of metallic or metal-silicide layers
- H01L21/32053—Deposition of metallic or metal-silicide layers of metal-silicide layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76832—Multiple layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76835—Combinations of two or more different dielectric layers having a low dielectric constant
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
- H01L21/76864—Thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76867—Barrier, adhesion or liner layers characterized by methods of formation other than PVD, CVD or deposition from a liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/927—Electromigration resistant metallization
Definitions
- Disclosed embodiments relate to barriers in back-end metallization and methods of forming them.
- FIG. la is a cross-section elevation of a back-end metallization during processing according to an example embodiment
- FIG. lb is a cross-section elevation of the back-end metallization depicted in FIG. la after further processing according to an embodiment
- FIG. lc is a cross-section elevation of the back-end metallization depicted in FIG. lb after further processing according to an embodiment
- FIG. Id is a cross-section elevation of the back-end metallization depicted in FIG. lc after further processing according to an embodiment
- FIG. 2 is a computer recreation of a photo micrograph detail of a back-end metallization according to an example embodiment
- FIG. 3 is a cross-section elevation of a back-end metallization according to an example embodiment
- FIG. 4a is a cross-section elevation of a back-end metallization during processing according to an example embodiment
- FIG. 4b is a cross-section elevation of a back-end metallization depicted in FIG. 4a after further processing according to an embodiment
- FIG. 4c is a cross-section elevation of a back-end metallization depicted in FIG. 4b after further processing according to an embodiment
- FIG. 4d is a cross-section elevation of a back-end metallization depicted in FIG. 4c after further processing according to an embodiment
- FIG. 5a is a cross-section elevation of a back-end metallization during processing according to an example embodiment
- FIG. 5c is a cross-section elevation of a back-end metallization depicted in FIG. 5a after further processing according to an embodiment
- FIG. 6a is a cross-section elevation of a back-end metallization during processing according to an example embodiment
- FIG. 6c is a cross-section elevation of a back-end metallization depicted in FIG. 6a after further processing according to an embodiment
- FIG. 7 is a process and method flow diagram according to an example embodiment.
- FIG. 8 is a schematic of a computer system according to an embodiment.
- back-end metallizations are fabricated by self- forming, self-aligned (SSA) barriers to encapsulate the metallization.
- front-end processing may refer to formation of active and passive devices in semi conductive substrates
- back-end metallization processing may refer to formation of metal traces and vias that allow a semi conductive microelectronic device to pin out to the outside world.
- FIG. la is a cross-section elevation of a back-end metallization 100 during processing according to an example embodiment.
- a semi conductive substrate 110 is provided.
- the semi conductive substrate 110 includes active and passive circuitry in semi conductive material.
- the semi conductive substrate 1 10 is part of a processor manufactured by Intel Corporation of Santa Clara, California.
- the semi conductive substrate 110 contains a system-on-chip (SoC) 110 such as a dual-processor microelectronic device.
- the semi conductive substrate 110 includes a digital processor and radio-frequency integrated circuit (DP-RFIC) hybrid device 1 10.
- the semi conductive substrate 1 10 includes an SoC 110 that includes a DP and a graphics (DP-GIC) hybrid.
- SoC system-on-chip
- DP-RFIC digital processor and radio-frequency integrated circuit
- silicon may refer to any useful semi conductive material such as Si, GaAs, InSb, doped versions of the former, and others, although each may have non- equivalent behavior that is useful for given applications.
- a semi conductive substrate 1 10 may exhibit a resistivity in a range from 0.1 milliohm - cm to 20 milliohm - cm and be any useful silicon.
- 32 nanometer architecture design rules are used to fabricate the semi conductive substrate 110.
- 22 nanometer architecture design rules are used to fabricate the semi conductive substrate 1 10.
- a low dielectric constant (low-k) interlay er dielectric layer (ILD) 1 12 is formed on the semi conductive substrate 1 10.
- the dielectric layer may be considered low-k if the dielectric constant is lower than that of silica.
- the low-k ILD 1 12 is a silicon-containing material such as having a formulation that follows Si x C y O z H q where x, y, z, and q have amounts and ratios that are useful for a low-k ILD for back-end metallization applications
- the low-k ILD 1 12 contains a barrier precursor 1 16 and a back-end metallization which has the form factor of a wire 118 seen in cross section, but has a lengthy aspect ratio when seen in an X-Y depiction.
- the wire 118 is processed to form an insulated wire according to several embodiments. Processing includes patterning a mask upon the low-k ILD 1 12, etching recesses, and filling the recesses with a liner film such as with a copper alloy that is the barrier precursor 1 16.
- the barrier precursor 1 16 is formed by physical vapor deposition (PVD).
- PVD physical vapor deposition
- the barrier precursor 1 16 is sputtered from an aluminum-copper target and the barrier precursor 1 16 forms an Al x Cu y alloy.
- the Al x Cu y alloy is formulated to make a useful barrier precursor for a self-forming, self-aligned barrier.
- the barrier precursor 116 is sputtered from a manganese-copper target and the barrier precursor 116 forms a Mn x Cu y alloy.
- the Mn x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the barrier precursor 116 is sputtered from a titanium-copper target and the barrier precursor 116 forms a Ti x Cu y alloy.
- the Ti x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the barrier precursor 1 16 is sputtered from a calcium-copper target and the barrier precursor 116 forms a Ca x Cu y alloy.
- the Ca x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the barrier precursor 116 is sputtered from a zirconium-copper target and the barrier precursor 116 forms a Zr x Cu y alloy.
- the Zr x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the barrier precursor 1 16 is sputtered from an aluminum-titanium-copper target and the barrier precursor 1 16 forms an Al x Ti y Cu z alloy.
- the Al x Ti y Cu z alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the wire 118 is copper or a copper alloy
- other useful copper alloys may be used to form the barrier precursor 1 16.
- a top surface 120 may be formed such as by planarizing.
- the top surface 120 is formed by mechanical planarizing.
- the top surface 120 is formed by a chemical-planarizing etch.
- the top surface 120 is formed by a chemical- mechanical-planarizing etch.
- FIG. lb is a cross-section elevation of the back-end metallization depicted in FIG. la after further processing according to an embodiment.
- the back-end metallization 101 has been processed by formation of a composite dielectric layer 122 upon the top surface 120 (FIG. la).
- the composite dielectric layer 122 includes a first film 124 that is substantially the same chemistry as the low-k ILD 1 12 such a silicon-containing material such as having a formulation that follows Si x C y O z H q where x, y, z, and q have amounts and ratios that are useful for a low-k ILD for back-end metallization applications.
- Other low-k ILD chemistries may be used depending upon a given application.
- a second film 126 is formed that is denser than the first film 124.
- the second film 126 is denser than the first film 124 by a factor in a range from 1.01 to 2.1
- the first film 124 is a silicon-containing material such as having a formulation that follows Si x C y O z H q
- the second film 126 has a composition of Si x C y
- the first film 124 has a thickness in a range from 12-18 nm
- the second film 126 has a thickness in a range from 4-8 nm.
- a subsequent film 128 is formed above the denser second film 126.
- the subsequent film 128 is the same material as the first film 124.
- formation of each film in the composite dielectric 122 is done by chemical vapor deposition (CVD).
- formation of each film in the composite dielectric 122 is done by spinning on a material and curing.
- FIG. lc is a cross-section elevation of the back-end metallization depicted in FIG. lb after further processing according to an embodiment.
- the back-end metallization 102 has been processed by thermal treatment that converts the barrier precursor 116 (see FIG. lb) into an SSA barrier 1 17 and thereby achieves an insulated wire 118.
- the self-formed, self-aligned barrier 1 17 is also an integral, continuous, and closed structure 117 as seen in the depicted X-Z cross section. Consequently, it may be understood that this is a cross-sectional view description where the meaning of "thermally treating causes the barrier precursor to form an integral, continuous, and closed structure that is self-formed and self-aligned around the wire".
- Thermal processing may be carried out by heating the apparatus 102 in a non-reactive atmosphere at a temperature range from 300° C to 400° C for a time period from 1 to 60 minAs illustrated, the self-forming, self-aligned barrier 117 has grown from a U- or cup-shaped barrier precursor 1 16 (FIG. lb) to become an enclosed barrier 1 17.
- the enclosed barrier 1 17 has grown onto the top surface 120 but only adjacent the wire 1 18.
- the enclosed barrier 117 has not grown significantly upon the low-k ILD 1 12 at the top surface 120. It is observed that the alloying element(s) in the barrier precursor 1 16 have been taken up by- and reacted with at least silicon and oxygen components in the ILD materials 1 12 and 124.
- a migration-resistant husk may be formed within at least part of the enclosed barrier 1 17.
- Planar migration of alloying elements along the bottom, sides, and top of the wire 118 may occur by alloy-element disassociation out of the barrier precursor 1 16 where these alloy elements are in abundance to allow formation of the enclosed barrier 1 17.
- Planar migration of the alloy elements proceeds in the Z-direction along the wire 118 from the barrier precursor 1 16.
- Planar migration also proceeds in the X-direction (and the Y-direction which is into and out of the plane of the FIG.) along the wire 1 18 such that the enclosed barrier 117 has been formed.
- the enclosed barrier 1 17 is a silicate that is richer in the alloy elements of the copper-alloy barrier precursor 116 and leaner in copper than the barrier precursor 1 16 before thermal processing.
- a copper-alloying-metal-containing complex barrier precursor 1 16 is formed such as an Al x Cu z alloy that is sputtered from an aluminum— copper target.
- the enclosed barrier 1 17 begins to form a husk that resists diffusion of the barrier precursor alloy elements, the alloying metal remains mostly in place to form an SSA and a barrier liner layer where the SSA is an integral and enclosed barrier 1 17.
- Other complex barrier precursors may be sputtered such as a manganese-copper-metal.
- Other complex barrier precursors may be sputtered such as a cobalt-copper-metal.
- the alloying-metal- containing complex barrier precursor may be formulated as Mm x Cu z where Mm is the metal that tends to migrate.
- FIG. 2 is a computer recreation of a photomicrograph detail 200 of a back-end metallization according to an example embodiment.
- a wire 218 of copper was filled into a recess that included a barrier precursor made of a copper-manganese alloy.
- a composite dielectric layer was formed over a top surface 220 that included both the top of the wire 218 and of a low-k ILD such as the low-k ILD 1 12 depicted in FIG. la and FIG. lb.
- Thermal processing was done on the apparatus such that the barrier precursor formed a silicide from the alloy elements in the copper barrier precursor; in this case from manganese. The thermal processing also resulted in migration of alloy elements out of the barrier precursor.
- the migration was to the top surface 220 to also form a silicide adjacent an ILD layer 224.
- the silicide is seen as a portion of an enclosed barrier 217.
- the enclosed barrier 217 had a thickness 221 in a range from 2 nm to 2.6 nm.
- the thickness 221 of the enclosed barrier 217 as seen in the Z-direction was from 2.2 nm to 2.4 nm along the top surface 220.
- a copper-lean composition of silicide in the barrier 217 is adjacent the ILD layer 224, and that a copper-rich composition of silicide in the barrier 217 is adjacent the wire 218. Due to the thin nature of the barrier 217, extensive thermal processing may cause the barrier 217 to form a substantially uniform dielectric with respect to chemical composition.
- a "copper-lean composition of silicide” means a silicide that interfaces with an ILD and virtually no copper can be found at the interface
- a "copper-rich composition of silicide” means a silicide that interfaces with a copper wire.
- FIG. Id is a cross-section elevation of a back-end metallization depicted in FIG. lc after further processing according to an embodiment.
- the back-end metallization 103 is seen in larger context such as has been processed by thermal treatment that converts the barrier precursor 116 (see FIG. lb) into an SSA barrier 117.
- an additional metallization has been formed over the back-end metallization 118.
- an interconnect film 130 is formed such as by copper electroless plating. A recess is opened in the composite dielectric layer 122 that exposes the wire 1 18, and the interconnect film 130 is formed in preparation for another metallization layer.
- the metallization layers may range from metal- 1 (Ml) to Ml 2 for example.
- the next metallization may be referred to as a subsequent wire i+l st metallization 148 in n metallization layers such as M2 to M12 according to an embodiment.
- a via 134 is formed through the composite dielectric layer 122. It may now be appreciated that the via 134 and the subsequent wire 1 18 may be formed simultaneously and integrally such as by a dual-damascene recess that is lined with the interconnect film 130.
- An i+l st self-forming, self-aligned enclosed barrier 147 has also been formed in preparation for laying down the subsequent wire 148. Formation of the i+l st self-forming, self- aligned barrier 147 may also be done similarly to formation of the i th self- forming, self-aligned barrier 1 17.
- a barrier precursor is formed similar to the barrier precursor 1 16 (see FIG. lb). The barrier precursor is filled with the i+l st subsequent wire 148 and a composite dielectric layer similar to the composite dielectric layer 122 seen in FIG. lb is formed on an i+l st top surface 150. Next, thermal processing is repeated such that the i+l st self-forming, self- aligned barrier 147 grows upon the top surface 150 but only on the wire 148.
- an SSA barrier is formed according to an embodiment.
- thermal budgets can be taken into consideration such that an entire metallization such as up to Ml 2 is formed, but thermal processing is carried out only after all the metallizations have been installed.
- the self- forming, self- aligned barriers of the several metallization layers are all formed simultaneously.
- a fraction of the metallization layers is formed followed by a first thermal processing. For example six metallization layers are formed (Ml - M6) and first thermally processed, followed by six more metallizations (M7 - M12) formed subsequently thermally processed.
- Ml - M6 six metallization layers are formed
- M7 - M12 six more metallizations
- SSA barriers may be formed upon the previous metallizations and no SSA barrier is formed upon the subsequent metallization.
- a subsequent metallization may be thicker than all the previous metallizations put together (in the composite Z-direction), and thermal processing is done to form several SSA barriers in at least one of the previous metallizations, followed by forming the thicker subsequent metallization.
- the thermal budget is spent by thermally processing each metallization layer seriatim such that each self-forming, self-aligned barrier has been fully formed and alloy element migration is stopped.
- the thermal budget is spent by thermally processing each metallization layer seriatim but each self-forming, self-aligned barrier is not fully thermally processed when it is the most recent self-forming, self-aligned barrier to be formed. In this way, the first self-forming, self-aligned barrier is fully thermally processed during thermal processing of a subsequent self- forming, self-aligned barrier.
- FIG. 3 is a cross-section elevation of a back-end metallization 300 according to an example embodiment.
- the back-end metallization 300 is depicted in a standard five-conductor configuration for evaluation of interconnect capacitance with n equal to three metallization layers or also as referred to as an M3 metallization.
- An i th metallization includes a wire 318 and an SSA barrier 317 according to an embodiment. Consequently, the wire 318 is an insulated wire 318.
- a previous (i- 1 st ) self-forming, self-aligned barrier 307 is shown to enclose a previous wire 308, and a subsequent (i+l st ) self-forming, self-aligned barrier 367 is shown to enclose a subsequent wire 368.
- a composite dielectric 302 has been formed above the wire 308, as well as a composite dielectric 322 has been formed above the wire 318 according to an embodiment.
- the subsequent wire 368 is the last wire in the back-end metallization a top dielectric layer 382 is formed.
- Other terminology may be applied to the several wires such as a first wire 308, a second wire 318, and a subsequent wire 368. It may be appreciated that the metallizations are connected though various vias, but none are depicted in FIG. 3.
- the three metallization layers illustrated may be the top three metallizations in a metallization such as M10.
- M10 is the subsequent wire
- M9 is the wire 318
- M08 is the previous wire 308.
- Other metallization numbers may be included such as each from M3 as the subsequent metallization up to Ml 2 as the subsequent metallization. Higher than Ml 2 may also be achieved when useful in a given application.
- a lower capacitance is achieved such as in the five- electrode model.
- the process embodiments do not use an etch-stop layer and capacitance is lowered by about 10% for such a five-conductor model.
- FIG. 4a is a cross-section elevation of a back-end metallization 400 during processing according to an example embodiment.
- a semi conductive substrate 410 is provided.
- the semi conductive substrate 410 includes any semi conductive substrate embodiment depicted and described for the structures in Figs, la, lb, lc, and Id.
- a low-k ILD 412 is formed on the semi conductive substrate 410.
- the low-k ILD 412 is any embodiment depicted and described for the structure in Figs, la, lb, lc, and Id.
- the low-k ILD 412 contains a barrier liner 414 and a barrier precursor 416, as well as a back-end metallization which has the form factor of a wire 418.
- Processing includes patterning a mask upon the low-k ILD 412, etching recesses, and filling the recesses with a barrier liner 414 as well as a liner film such as with a copper alloy that is the barrier precursor 416.
- the barrier liner 414 is a refractory metal.
- the barrier liner 414 is a tantalum or a tantalum alloy. Other metals may be used such as titanium. Other metals may be used such as vanadium.
- the barrier liner 414 is a ruthenium or a ruthenium alloy. Other metals may be used such as osmium. In an embodiment the barrier liner 414 is cobalt or a cobalt alloy. Other metals may be used such as rhodium. Other metals may be used such as iridium.
- the barrier liner 414 is formed by PVD, followed by the barrier precursor 416 is formed by PVD.
- the barrier precursor 416 is sputtered from an aluminum-copper target and the barrier precursor 416 forms an Al x Cu y alloy.
- the Al x Cu y alloy may be formulated in connection with a useful barrier liner.
- the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is Al x Cu y alloy.
- the Al x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the barrier liner 414 is formed by PVD, the barrier precursor 416 is sputtered from a manganese-copper target, and the barrier precursor 416 forms a Mn x Cu y alloy.
- the Mn x Cu y alloy may be formulated in connection with a useful barrier liner.
- the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is Mn x Cu y alloy.
- the Mn x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the barrier liner 414 is formed by PVD and the barrier precursor 416 is sputtered from a titanium-copper target and the barrier precursor 416 forms a Ti x Cu y alloy.
- the Ti x Cu y alloy may be formulated in connection with a useful barrier liner.
- the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is Ti x Cu y alloy.
- the Ti x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the barrier liner 414 is formed by PVD and the barrier precursor 416 is sputtered from a calcium-copper target and the barrier precursor 416 forms a Ca x Cu y alloy.
- the Ca x Cu y alloy may be formulated in connection with a useful barrier liner.
- the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is Ca x Cu y alloy.
- the Ca x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- the barrier liner 414 is formed by PVD and the barrier precursor 416 is sputtered from a zirconium-copper target and the barrier precursor 416 forms a Zr x Cu y alloy.
- the Zr x Cu y alloy may be formulated in connection with a useful barrier liner.
- the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is Zr x Cu y alloy.
- the Zr x Cu y alloy is formulated to make a useful barrier precursor for an SSA barrier.
- a top surface 420 may be formed such as by planarizing.
- FIG. 4b is a cross-section elevation of the back-end metallization depicted in FIG. 4a after further processing according to an embodiment.
- the back-end metallization 401 has been processed by formation of a composite dielectric layer 422 upon the top surface 420 (FIG. 4a).
- the composite dielectric layer 422 includes a first film 424 that is
- a second film 426 is formed that is denser than the first film 424.
- the second film 426 is denser than the first film 424 by a factor in a range from 1.01 to 2
- the first film 424 has a thickness in a range from 12-18 nm
- 426 has a thickness in a range from 4-8 nm.
- a subsequent film 428 is formed above the denser second film 426.
- the subsequent film 428 is the same material as the first film 424. Formation of each film in the composite dielectric 422 may be done by spinning on a material and curing.
- FIG. 4c is a cross-section elevation of the back-end metallization depicted in FIG. 4b after further processing according to an embodiment.
- the back-end metallization 402 has been processed by thermal treatment that converts the barrier precursor 416 (see FIG. 4b) into an SSA barrier 417 that is supported on three of four surfaces by the barrier liner 414.
- Thermal processing may be carried out by heating the apparatus 402 in a non-reactive atmosphere at a temperature range from 300° C to 400° C for a time period from 1 to 60 minAs illustrated, the self-forming, self-aligned barrier 417 has grown from a U- or cup-shaped barrier precursor 416 (FIG.
- the top barrier 417 has grown onto the top surface 420 but only adjacent the wire 418.
- the top barrier 417 has not grown significantly upon the low-k ILD 412 at the top surface 420. It is observed that the alloying element(s) in the barrier precursor 416 have been taken up by- and reacted with at least silicon and oxygen components in the high-k ILD materials 412 and 424.
- top barrier 417 is a silicate that is richer in the alloy elements of the copper-alloy barrier precursor 416 and leaner in copper than the barrier precursor 416 before thermal processing.
- FIG. Id is a cross-section elevation of a back-end metallization depicted in FIG. lc after further processing according to an embodiment.
- the back-end metallization 403 is seen in larger context such as has been processed by thermal treatment that converts the barrier precursor 416 (see FIG. 4b) into an SSA barrier 417.
- An additional metallization has been formed over the back-end metallization 418.
- the metallization layers may range from Ml to Ml 2 for example.
- the wire 418 is an n" 1 metallization
- the next metallization may be referred to as a subsequent wire n+l st metallization 448.
- a via 434 is formed through the composite dielectric layer 422.
- n+l st self-forming, self-aligned enclosed barrier 447 has also been formed in preparation for laying down the subsequent wire 448. Formation of the ⁇ + self-forming, self-aligned barrier 447 may also be done similarly to formation of the n self- forming, self-aligned barrier 417. It may now be appreciated that several metallization layers may be formed in this manner such that for example an Ml - M12 metallization is achieved. In at least one of the metallization layers, an SSA barrier is formed according to an embodiment.
- thermal budgets can be taken into consideration such that an entire metallization such as up to M 12 is formed, but thermal processing is carried out only after all the metallizations have been installed.
- the self- forming, self- aligned barriers of the several metallization layers are all formed simultaneously.
- a fraction of the metallization layers is formed followed by a first thermal processing. For example six metallization layers are formed (Ml - M6) and first thermally processed, followed by six more metallizations (M7 - M12) formed subsequently thermally processed.
- the thermal budget is spent by thermally processing each metallization layer seriatim such that each self- forming, self-aligned barrier has been fully formed and alloy element migration is stopped.
- the thermal budget is spent by thermally processing each metallization layer seriatim but each self-forming, self-aligned barrier is not fully thermally processed when it is the most recent self-forming, self-aligned barrier to be formed. In this way, the first self-forming, self-aligned barrier is fully thermally processed during thermal processing of a subsequent self- forming, self-aligned barrier.
- FIG. 5a is a cross-section elevation of a back-end metallization 500 during processing according to an example embodiment. Structures depicted include a semi conductive substrate 510 and a low-k ILD 512. Also, a barrier precursor 516 is formed as a slug in the bottom of a recess and a wire 518 is filled and polished back to expose a top surface 520.
- FIG. 5c is a cross-section elevation of a back-end metallization depicted in FIG. 5a after further processing according to an embodiment.
- the structure 502 has been thermally processed such that an SSA barrier 517 has enclosed the wire 418 and thereby achieves an insulated wire 518.
- the self-forming, self-aligned barrier 517 has been converted from the barrier precursor 516 (FIG. 5a) and sufficient migration has occurred to achieve a silicate enclosure 517.
- a composite dielectric layer 522 that includes individual layers 524, 526, and 528 that are similar to the layers 124, 126, and 128 according to an embodiment. Further processing may be done that is similar to the processing depicted and described in Figs, lc and Id.
- FIG. 6a is a cross-section elevation of a back-end metallization 600 during processing according to an example embodiment. Structures depicted include a semi conductive substrate 610 and a low-k ILD 612. Also, a barrier liner 614 is formed and barrier precursor 616 is formed as a slug in the bottom of a recess that is lined with the barrier liner 614. A wire 618 is filled into the recess and polished back to expose a top surface 620.
- the barrier liner 614 may be any of the barrier liner embodiments set forth in this disclosure such as the barrier line 414 depicted in FIG. 4a.
- FIG. 6c is a cross-section elevation of a back-end metallization depicted in FIG. 6a after further processing according to an embodiment.
- the structure 602 has been thermally processed such that an SSA barrier 617 has enclosed the wire 618 by forming a top barrier 617 and thereby an insulated wire 618 is insulated in the Z-direction.
- the self- forming, self-aligned barrier 617 has been converted from the barrier precursor slug 616 (FIG. 6a) and sufficient migration has occurred to achieve a silicate top barrier 617.
- Migration of alloy elements from the barrier precursor slug 616 also is seen in a composite dielectric layer 622 that includes individual layers 624, 626, and 628 that are similar to the layers 124, 126, and 128 according to an embodiment. Further processing may be done that is similar to the processing depicted and described in Figs. 4c and 4d.
- FIG. 7 is a process and method flow diagram 700 according to an example embodiment.
- the process includes forming a recess in a low-k ILD above a semi conductive substrate.
- the recess that holds the barrier precursor 1 16 and the wire 118 is formed above a semi conductive substrate 1 12 as illustrated in FIG. la.
- the recess that holds the wire 318 is formed in the low-k ILD 312.
- the low-k ILD 312 is above a semi conductive substrate 310 as well as above at least one other wire 308.
- the process includes forming a barrier liner in the recess.
- the barrier liner 414 is first formed in the recess that also holds the barrier precursor 416 and the wire 418.
- the process may skip the process 730 where no barrier liner is installed.
- the process includes forming a barrier precursor in the recess. It may be seen that the process at 730 may be reached without using the process at 720.
- the barrier precursor 116 is formed as seen in FIG. la.
- the barrier precursor 416 is formed upon the barrier liner 414 in the recess as seen in FIG. 4a.
- the barrier precursor 516 is formed as a slug in the recess as seen in FIG. 5a.
- the barrier precursor 616 is formed as a slug 616 upon the barrier liner 614 in the recess as seen in FIG. 6a.
- the process includes filling a wire onto the barrier precursor in the recess.
- the wire 1 18 is filled onto the barrier precursor 1 16 as depicted in FIG. la. It may now be see that forming multiple metallizations such as an Ml to an M12 may be done by repeating processing as described and illustrated in several embodiments.
- the process may be directed back to 710 for the formation of an i+l st wire where the current wire is the i th wire.
- the process may proceed without coupling two wires such as proceeding directly to thermal treatment after filling a wire onto a barrier precursor.
- the process includes coupling two wires such as an i th wire with an i+l st wire.
- the first wire 118 is coupled to the subsequent wire 148 through the first via 134.
- the first wire in this embodiment is the i th wire 118, a via recess is formed in a dual-damascene process to form an i th via 134, followed by a subsequent-wire recess is formed into which the subsequent wire 148 (i+l st wire 148) is filled.
- any of the preceding processes may be repeated in order to form subsequent metallizations before thermally treating the barrier precursor. It may now be understood that incidental processing may also advance formation of individual self- forming, self-aligned barriers such as thermal curing of any ILD layers. In a non-limiting example embodiment, all wires in a useful metallization are formed followed by a single thermal treatment that is of sufficient conditions to achieve self- forming, self-aligned barriers on all- or selected wires in the metallization.
- the process includes thermally treating the barrier precursor under conditions to form an SSA barrier.
- thermal processing is carried out by heating the apparatus 102 as seen in FIG. lc in a non-reactive atmosphere at a temperature range from 200° C to 300° C for a time period from 30 sec to 60 min. It may now be understood that the process at 762 may be repeated for each individual metallization where this processing method is useful. It may now be understood that the process at 762 may be repeated for groups of metallizations less than the total of n metallizations where this processing method is useful. It may now be understood that the process at 762 may be skipped and all n metallizations are thermally processed just once near the end of processing where this processing method is useful.
- a method embodiment includes assembling the semi conductive substrate to a computer system after completing the metallization(s).
- FIG. 8 is a schematic of a computer system according to an embodiment.
- the computer system 800 (also referred to as the electronic system 800) as depicted can embody a metallization of at least one self-forming, self-aligned barriers according to any of the several disclosed embodiments and their equivalents as set forth in this disclosure.
- a semiconductor substrate that bears self-forming, self-aligned barriers in the metallization is assembled to a computer system.
- the computer system 800 may be a mobile device such as a netbook computer.
- the computer system 800 may be a mobile device such as a wireless smart phone.
- the computer system 800 may be a desktop computer.
- the computer system 600 may be a hand-held reader.
- the computer system 600 may be integral to an automobile.
- the computer system 800 may be integral to a television.
- the electronic system 800 is a computer system that includes a system bus 820 to electrically couple the various components of the electronic system 800.
- the system bus 820 is a single bus or any combination of busses according to various embodiments.
- the electronic system 800 includes a voltage source 830 that provides power to the integrated circuit 810. In some embodiments, the voltage source 830 supplies current to the integrated circuit 810 through the system bus 820.
- the integrated circuit 810 is electrically coupled to the system bus 820 and includes any circuit, or combination of circuits according to an embodiment.
- the integrated circuit 810 includes a processor 812 that can be of any type of semi conductive substrate that is metalized with a self-formed, self-aligned barrier embodiment.
- the processor 812 may mean any type of circuit such as, but not limited to, a microprocessor, a microcontroller, a graphics processor, a digital signal processor, or another processor.
- the processor 812 is the embedded die disclosed herein.
- SRAM embodiments are found in memory caches of the processor.
- circuits that can be included in the integrated circuit 810 are a custom circuit or an application-specific integrated circuit (ASIC), such as a communications circuit 814 for use in wireless devices such as cellular telephones, smart phones, pagers, portable computers, two-way radios, and similar electronic systems.
- ASIC application-specific integrated circuit
- the processor 810 includes on-die memory 816 such as static random-access memory (SRAM).
- the processor 810 includes embedded on- die memory 816 such as embedded dynamic random-access memory (eDRAM).
- the integrated circuit 810 is complemented with a subsequent integrated circuit 811 such as a graphics processor or a radio-frequency integrated circuit or both as set forth in this disclosure.
- the dual integrated circuit 810 includes embedded on-die memory 817 such as eDRAM.
- the dual integrated circuit 811 includes an RFIC dual processor 813 and a dual communications circuit 815 and dual on-die memory 817 such as SRAM.
- the dual communications circuit 815 is particularly configured for RF processing.
- At least one passive device 880 is coupled to the subsequent integrated circuit 811 such that the integrated circuit 811 and the at least one passive device are part of the any hybrid SoC device that includes the integrated circuit 810 and the integrated circuit 81 1 capabilities with partitioned front-end passive devices 880 such as supported by the package substrate.
- the electronic system 800 also includes an external memory 840 that in turn may include one or more memory elements suitable to the particular application, such as a main memory 842 in the form of RAM, one or more hard drives 844, and/or one or more drives that handle removable media 846, such as diskettes, compact disks (CDs), digital variable disks (DVDs), flash memory drives, and other removable media known in the art.
- the external memory 840 may also be embedded memory 848 such as a hybrid SoC device that is metalized with at least one self-formed, self-aligned barrier according to an embodiment.
- the electronic system 800 also includes a display device 850, and an audio output 860.
- the electronic system 800 includes an input device such as a controller 870 that may be a keyboard, mouse, touch pad, keypad, trackball, game controller, microphone, voice-recognition device, or any other input device that inputs information into the electronic system 800.
- an input device 870 includes a camera.
- an input device 870 includes a digital sound recorder.
- an input device 870 includes a camera and a digital sound recorder.
- a foundation substrate 890 may be part of the computing system 800.
- the foundation substrate 890 is a motherboard that supports an SSA barrier that contacts metallization wire embodiments.
- the foundation substrate 890 is a board which supports an integral dielectric barrier contacted metallization wire embodiment is mounted.
- the foundation substrate 890 incorporates at least one of the functionalities encompassed within the dashed line 890 and is a substrate such as the user shell of a wireless communicator.
- the integrated circuit 810 can be implemented in a number of different embodiments, including a semi conductive substrate that is metalized with at least one self- formed, self-aligned barrier according to any of the several disclosed embodiments and their equivalents, an electronic system, a computer system, one or more methods of fabricating an integrated circuit, and one or more methods of fabricating an SSA barrier that includes a semi conductive substrate that is metalized with at least one self- formed, self-aligned barrier according to any of the several disclosed embodiments as set forth herein in the various embodiments and their art-recognized equivalents.
- the elements, materials, geometries, dimensions, and sequence of operations can all be varied to suit particular I/O coupling requirements including a semi conductive substrate that is metalized with at least one self- formed, self-aligned barrier embodiments and their equivalents.
- a die may refer to a processor chip, an RF chip, an RFIC chip, IPD chip, or a memory chip may be mentioned in the same sentence, but it should not be construed that they are equivalent structures.
- Reference throughout this disclosure to "one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention.
- the appearance of the phrases “in one embodiment” or “in an embodiment” in various places throughout this disclosure are not necessarily all referring to the same embodiment.
- the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
Abstract
Processes of forming an insulated wire into an interlayer dielectric layer (ILD) of a back-end metallization includes thermally treating a metallic barrier precursor under conditions to cause at least one alloying element in the barrier precursor to form a dielectric barrier between the wire and the ILD. The dielectric barrier is therefore a self-forming, self-aligned barrier. Thermal processing is done under conditions to cause the at least one alloying element to migrate from a zone of higher concentration thereof to a zone of lower concentration thereof to further form the dielectric barrier. Various apparatus are made by the process.
Description
SELF -FORMING, SELF -ALIGNED BARRIERS FOR BACK-END INTERCONNECTS AND
METHODS OF MAKING SAME
Disclosed embodiments relate to barriers in back-end metallization and methods of forming them.
BRIEF DESCRIPTION OF THE DRAWINGS
In order to understand the manner in which embodiments are obtained, a more particular description of various embodiments briefly described above will be rendered by reference to the appended drawings. These drawings depict embodiments that are not necessarily drawn to scale and are not to be considered to be limiting in scope. Some embodiments will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:
FIG. la is a cross-section elevation of a back-end metallization during processing according to an example embodiment;
FIG. lb is a cross-section elevation of the back-end metallization depicted in FIG. la after further processing according to an embodiment;
FIG. lc is a cross-section elevation of the back-end metallization depicted in FIG. lb after further processing according to an embodiment;
FIG. Id is a cross-section elevation of the back-end metallization depicted in FIG. lc after further processing according to an embodiment;
FIG. 2 is a computer recreation of a photo micrograph detail of a back-end metallization according to an example embodiment;
FIG. 3 is a cross-section elevation of a back-end metallization according to an example embodiment;
FIG. 4a is a cross-section elevation of a back-end metallization during processing according to an example embodiment;
FIG. 4b is a cross-section elevation of a back-end metallization depicted in FIG. 4a after further processing according to an embodiment;
FIG. 4c is a cross-section elevation of a back-end metallization depicted in FIG. 4b after further processing according to an embodiment;
FIG. 4d is a cross-section elevation of a back-end metallization depicted in FIG. 4c after further processing according to an embodiment;
FIG. 5a is a cross-section elevation of a back-end metallization during processing according to an example embodiment;
FIG. 5c is a cross-section elevation of a back-end metallization depicted in FIG. 5a after further processing according to an embodiment;
FIG. 6a is a cross-section elevation of a back-end metallization during processing according to an example embodiment;
FIG. 6c is a cross-section elevation of a back-end metallization depicted in FIG. 6a after further processing according to an embodiment;
FIG. 7 is a process and method flow diagram according to an example embodiment; and
FIG. 8 is a schematic of a computer system according to an embodiment.
DETAILED DESCRIPTION
Processes are disclosed where back-end metallizations are fabricated by self- forming, self-aligned (SSA) barriers to encapsulate the metallization. Where front-end processing may refer to formation of active and passive devices in semi conductive substrates, back-end metallization processing may refer to formation of metal traces and vias that allow a semi conductive microelectronic device to pin out to the outside world.
Reference will now be made to the drawings wherein like structures may be provided with like suffix reference designations. In order to show the structures of various embodiments more clearly, the drawings included herein are diagrammatic representations of integrated circuit structures. Thus, the actual appearance of the fabricated integrated circuit structures, for example in a photomicrograph, may appear different while still incorporating the claimed structures of the illustrated embodiments. Moreover, the drawings may only show the structures useful to understand the illustrated embodiments. Additional structures known in the art may not have been included to maintain the clarity of the drawings.
FIG. la is a cross-section elevation of a back-end metallization 100 during processing according to an example embodiment. A semi conductive substrate 110 is provided. In an embodiment, the semi conductive substrate 110 includes active and passive circuitry in semi conductive material. For example, the semi conductive substrate 1 10 is part of a processor manufactured by Intel Corporation of Santa Clara, California. In an embodiment, the semi conductive substrate 110 contains a system-on-chip (SoC) 110 such as a dual-processor microelectronic device. In an embodiment, the semi conductive substrate 110 includes a digital processor and radio-frequency integrated circuit (DP-RFIC) hybrid device 1 10. In an embodiment, the semi conductive substrate 1 10 includes an SoC 110 that includes a DP and a graphics (DP-GIC) hybrid.
It may be appreciated that "silicon" may refer to any useful semi conductive material such as Si, GaAs, InSb, doped versions of the former, and others, although each may have non-
equivalent behavior that is useful for given applications. For example, a semi conductive substrate 1 10 may exhibit a resistivity in a range from 0.1 milliohm - cm to 20 milliohm - cm and be any useful silicon. In an embodiment, 32 nanometer architecture design rules are used to fabricate the semi conductive substrate 110. In an embodiment, 22 nanometer architecture design rules are used to fabricate the semi conductive substrate 1 10.
During processing, a low dielectric constant (low-k) interlay er dielectric layer (ILD) 1 12 is formed on the semi conductive substrate 1 10. The dielectric layer may be considered low-k if the dielectric constant is lower than that of silica. In an embodiment, the low-k ILD 1 12 is a silicon-containing material such as having a formulation that follows SixCyOzHq where x, y, z, and q have amounts and ratios that are useful for a low-k ILD for back-end metallization applications
The low-k ILD 1 12 contains a barrier precursor 1 16 and a back-end metallization which has the form factor of a wire 118 seen in cross section, but has a lengthy aspect ratio when seen in an X-Y depiction. The wire 118 is processed to form an insulated wire according to several embodiments. Processing includes patterning a mask upon the low-k ILD 1 12, etching recesses, and filling the recesses with a liner film such as with a copper alloy that is the barrier precursor 1 16. In an embodiment, the barrier precursor 1 16 is formed by physical vapor deposition (PVD). In an embodiment, the barrier precursor 1 16 is sputtered from an aluminum-copper target and the barrier precursor 1 16 forms an AlxCuy alloy. In an embodiment, the AlxCuy alloy is formulated to make a useful barrier precursor for a self-forming, self-aligned barrier. In an embodiment, the barrier precursor 116 is sputtered from a manganese-copper target and the barrier precursor 116 forms a MnxCuy alloy. In an embodiment, the MnxCuy alloy is formulated to make a useful barrier precursor for an SSA barrier. In an embodiment, the barrier precursor 116 is sputtered from a titanium-copper target and the barrier precursor 116 forms a TixCuy alloy. In an embodiment, the TixCuy alloy is formulated to make a useful barrier precursor for an SSA barrier. In an embodiment, the barrier precursor 1 16 is sputtered from a calcium-copper target and the barrier precursor 116 forms a CaxCuy alloy. In an embodiment, the CaxCuy alloy is formulated to make a useful barrier precursor for an SSA barrier. In an embodiment, the barrier precursor 116 is sputtered from a zirconium-copper target and the barrier precursor 116 forms a ZrxCuy alloy. In an embodiment, the ZrxCuy alloy is formulated to make a useful barrier precursor for an SSA barrier. In an embodiment, the barrier precursor 1 16 is sputtered from an aluminum-titanium-copper target and the barrier precursor 1 16 forms an AlxTiyCuz alloy. In an embodiment, the AlxTiyCuz alloy is formulated to make a useful barrier precursor for an SSA barrier. Where the wire 118 is copper or a copper alloy, other useful copper alloys may be used to form the barrier precursor 1 16.
After filling the wire 1 18 into the recesses that contain the barrier precursor 116, a top surface 120 may be formed such as by planarizing. In an embodiment, the top surface 120 is formed by mechanical planarizing. In an embodiment, the top surface 120 is formed by a chemical-planarizing etch. In an embodiment, the top surface 120 is formed by a chemical- mechanical-planarizing etch.
FIG. lb is a cross-section elevation of the back-end metallization depicted in FIG. la after further processing according to an embodiment. The back-end metallization 101 has been processed by formation of a composite dielectric layer 122 upon the top surface 120 (FIG. la). In an embodiment, the composite dielectric layer 122 includes a first film 124 that is substantially the same chemistry as the low-k ILD 1 12 such a silicon-containing material such as having a formulation that follows SixCyOzHq where x, y, z, and q have amounts and ratios that are useful for a low-k ILD for back-end metallization applications. Other low-k ILD chemistries may be used depending upon a given application. Following formation of the first film 124, a second film 126 is formed that is denser than the first film 124. In an embodiment, the second film 126 is denser than the first film 124 by a factor in a range from 1.01 to 2.1 In an embodiment where the first film 124 is a silicon-containing material such as having a formulation that follows SixCyOzHq , the second film 126 has a composition of SixCy In an embodiment, where the first film 124 has a thickness in a range from 12-18 nm, the second film 126 has a thickness in a range from 4-8 nm.
After forming the second film 126, a subsequent film 128 is formed above the denser second film 126. In an embodiment, the subsequent film 128 is the same material as the first film 124. In an embodiment, formation of each film in the composite dielectric 122 is done by chemical vapor deposition (CVD). In an embodiment, formation of each film in the composite dielectric 122 is done by spinning on a material and curing.
FIG. lc is a cross-section elevation of the back-end metallization depicted in FIG. lb after further processing according to an embodiment. The back-end metallization 102 has been processed by thermal treatment that converts the barrier precursor 116 (see FIG. lb) into an SSA barrier 1 17 and thereby achieves an insulated wire 118. The self-formed, self-aligned barrier 1 17 is also an integral, continuous, and closed structure 117 as seen in the depicted X-Z cross section. Consequently, it may be understood that this is a cross-sectional view description where the meaning of "thermally treating causes the barrier precursor to form an integral, continuous, and closed structure that is self-formed and self-aligned around the wire". Thermal processing may be carried out by heating the apparatus 102 in a non-reactive atmosphere at a temperature range from 300° C to 400° C for a time period from 1 to 60 minAs illustrated, the self-forming, self-aligned barrier 117 has grown from a U- or cup-shaped barrier precursor 1 16 (FIG. lb) to
become an enclosed barrier 1 17. The enclosed barrier 1 17 has grown onto the top surface 120 but only adjacent the wire 1 18. The enclosed barrier 117 has not grown significantly upon the low-k ILD 1 12 at the top surface 120. It is observed that the alloying element(s) in the barrier precursor 1 16 have been taken up by- and reacted with at least silicon and oxygen components in the ILD materials 1 12 and 124. Although no specific theory of formation is propounded, a migration-resistant husk may be formed within at least part of the enclosed barrier 1 17. Planar migration of alloying elements along the bottom, sides, and top of the wire 118 may occur by alloy-element disassociation out of the barrier precursor 1 16 where these alloy elements are in abundance to allow formation of the enclosed barrier 1 17. Planar migration of the alloy elements proceeds in the Z-direction along the wire 118 from the barrier precursor 1 16. Planar migration also proceeds in the X-direction (and the Y-direction which is into and out of the plane of the FIG.) along the wire 1 18 such that the enclosed barrier 117 has been formed. It is observed that the enclosed barrier 1 17 is a silicate that is richer in the alloy elements of the copper-alloy barrier precursor 116 and leaner in copper than the barrier precursor 1 16 before thermal processing.
In an embodiment, a copper-alloying-metal-containing complex barrier precursor 1 16 is formed such as an AlxCuz alloy that is sputtered from an aluminum— copper target. During thermal processing although the enclosed barrier 1 17 begins to form a husk that resists diffusion of the barrier precursor alloy elements, the alloying metal remains mostly in place to form an SSA and a barrier liner layer where the SSA is an integral and enclosed barrier 1 17. Other complex barrier precursors may be sputtered such as a manganese-copper-metal. Other complex barrier precursors may be sputtered such as a cobalt-copper-metal. The alloying-metal- containing complex barrier precursor may be formulated as MmxCuz where Mm is the metal that tends to migrate.
FIG. 2 is a computer recreation of a photomicrograph detail 200 of a back-end metallization according to an example embodiment. A wire 218 of copper was filled into a recess that included a barrier precursor made of a copper-manganese alloy. A composite dielectric layer was formed over a top surface 220 that included both the top of the wire 218 and of a low-k ILD such as the low-k ILD 1 12 depicted in FIG. la and FIG. lb. Thermal processing was done on the apparatus such that the barrier precursor formed a silicide from the alloy elements in the copper barrier precursor; in this case from manganese. The thermal processing also resulted in migration of alloy elements out of the barrier precursor. The migration was to the top surface 220 to also form a silicide adjacent an ILD layer 224. The silicide is seen as a portion of an enclosed barrier 217. In an embodiment, the enclosed barrier 217 had a thickness 221 in a range from 2 nm to 2.6 nm. In the illustrated embodiment, the thickness 221 of the
enclosed barrier 217 as seen in the Z-direction was from 2.2 nm to 2.4 nm along the top surface 220.
It may be understood by virtue of the process embodiments that achieve the enclosed barrier 217, that a copper-lean composition of silicide in the barrier 217 is adjacent the ILD layer 224, and that a copper-rich composition of silicide in the barrier 217 is adjacent the wire 218. Due to the thin nature of the barrier 217, extensive thermal processing may cause the barrier 217 to form a substantially uniform dielectric with respect to chemical composition. In such an embodiment, a "copper-lean composition of silicide" means a silicide that interfaces with an ILD and virtually no copper can be found at the interface, and a "copper-rich composition of silicide" means a silicide that interfaces with a copper wire.
FIG. Id is a cross-section elevation of a back-end metallization depicted in FIG. lc after further processing according to an embodiment. The back-end metallization 103 is seen in larger context such as has been processed by thermal treatment that converts the barrier precursor 116 (see FIG. lb) into an SSA barrier 117.
An additional metallization has been formed over the back-end metallization 118. In a process embodiment, an interconnect film 130 is formed such as by copper electroless plating. A recess is opened in the composite dielectric layer 122 that exposes the wire 1 18, and the interconnect film 130 is formed in preparation for another metallization layer.
In an embodiment, the metallization layers may range from metal- 1 (Ml) to Ml 2 for example. Where the wire 1 18 is an ith metallization, the next metallization may be referred to as a subsequent wire i+lst metallization 148 in n metallization layers such as M2 to M12 according to an embodiment. During processing, a via 134 is formed through the composite dielectric layer 122. It may now be appreciated that the via 134 and the subsequent wire 1 18 may be formed simultaneously and integrally such as by a dual-damascene recess that is lined with the interconnect film 130.
An i+lst self- forming, self-aligned enclosed barrier 147 has also been formed in preparation for laying down the subsequent wire 148. Formation of the i+lst self-forming, self- aligned barrier 147 may also be done similarly to formation of the ith self- forming, self-aligned barrier 1 17. For example, a barrier precursor is formed similar to the barrier precursor 1 16 (see FIG. lb). The barrier precursor is filled with the i+lst subsequent wire 148 and a composite dielectric layer similar to the composite dielectric layer 122 seen in FIG. lb is formed on an i+lst top surface 150. Next, thermal processing is repeated such that the i+lst self-forming, self- aligned barrier 147 grows upon the top surface 150 but only on the wire 148.
It may now be appreciated that several metallization layers may be formed in this manner such that for example an Ml - M12 metallization is achieved. In at least one of the metallization
layers, an SSA barrier is formed according to an embodiment.
It may now also be appreciated that thermal budgets can be taken into consideration such that an entire metallization such as up to Ml 2 is formed, but thermal processing is carried out only after all the metallizations have been installed. In this embodiment, the self- forming, self- aligned barriers of the several metallization layers are all formed simultaneously.
In an embodiment such as with multiple metallization layers being formed, a fraction of the metallization layers is formed followed by a first thermal processing. For example six metallization layers are formed (Ml - M6) and first thermally processed, followed by six more metallizations (M7 - M12) formed subsequently thermally processed. In an embodiment where the subsequent metallization is much thicker than the previous metallizations, SSA barriers may be formed upon the previous metallizations and no SSA barrier is formed upon the subsequent metallization. For example, a subsequent metallization may be thicker than all the previous metallizations put together (in the composite Z-direction), and thermal processing is done to form several SSA barriers in at least one of the previous metallizations, followed by forming the thicker subsequent metallization.
In an embodiment, the thermal budget is spent by thermally processing each metallization layer seriatim such that each self-forming, self-aligned barrier has been fully formed and alloy element migration is stopped. In an embodiment, the thermal budget is spent by thermally processing each metallization layer seriatim but each self-forming, self-aligned barrier is not fully thermally processed when it is the most recent self-forming, self-aligned barrier to be formed. In this way, the first self-forming, self-aligned barrier is fully thermally processed during thermal processing of a subsequent self- forming, self-aligned barrier.
FIG. 3 is a cross-section elevation of a back-end metallization 300 according to an example embodiment. The back-end metallization 300 is depicted in a standard five-conductor configuration for evaluation of interconnect capacitance with n equal to three metallization layers or also as referred to as an M3 metallization. An ith metallization includes a wire 318 and an SSA barrier 317 according to an embodiment. Consequently, the wire 318 is an insulated wire 318. A previous (i- 1st) self- forming, self-aligned barrier 307 is shown to enclose a previous wire 308, and a subsequent (i+lst ) self-forming, self-aligned barrier 367 is shown to enclose a subsequent wire 368. It can also be seen that a composite dielectric 302 has been formed above the wire 308, as well as a composite dielectric 322 has been formed above the wire 318 according to an embodiment. Where the subsequent wire 368 is the last wire in the back-end metallization a top dielectric layer 382 is formed. Other terminology may be applied to the several wires such as a first wire 308, a second wire 318, and a subsequent wire 368. It may be appreciated that the metallizations are connected though various vias, but none are depicted in
FIG. 3.
It may also be appreciated that the three metallization layers illustrated may be the top three metallizations in a metallization such as M10. In this embodiment, M10 is the subsequent wire, M9 is the wire 318, and M08 is the previous wire 308. Other metallization numbers may be included such as each from M3 as the subsequent metallization up to Ml 2 as the subsequent metallization. Higher than Ml 2 may also be achieved when useful in a given application.
By use of the process embodiments, a lower capacitance is achieved such as in the five- electrode model. For example where an etch-stop layer may be required above the wire 318, the process embodiments do not use an etch-stop layer and capacitance is lowered by about 10% for such a five-conductor model.
FIG. 4a is a cross-section elevation of a back-end metallization 400 during processing according to an example embodiment. A semi conductive substrate 410 is provided. In an embodiment, the semi conductive substrate 410 includes any semi conductive substrate embodiment depicted and described for the structures in Figs, la, lb, lc, and Id.
During processing, a low-k ILD 412 is formed on the semi conductive substrate 410. In an embodiment, the low-k ILD 412 is any embodiment depicted and described for the structure in Figs, la, lb, lc, and Id.
The low-k ILD 412 contains a barrier liner 414 and a barrier precursor 416, as well as a back-end metallization which has the form factor of a wire 418. Processing includes patterning a mask upon the low-k ILD 412, etching recesses, and filling the recesses with a barrier liner 414 as well as a liner film such as with a copper alloy that is the barrier precursor 416. In an embodiment the barrier liner 414 is a refractory metal. In an embodiment the barrier liner 414 is a tantalum or a tantalum alloy. Other metals may be used such as titanium. Other metals may be used such as vanadium. In an embodiment the barrier liner 414 is a ruthenium or a ruthenium alloy. Other metals may be used such as osmium. In an embodiment the barrier liner 414 is cobalt or a cobalt alloy. Other metals may be used such as rhodium. Other metals may be used such as iridium.
In an embodiment, the barrier liner 414 is formed by PVD, followed by the barrier precursor 416 is formed by PVD. In an embodiment, the barrier precursor 416 is sputtered from an aluminum-copper target and the barrier precursor 416 forms an AlxCuy alloy. The AlxCuy alloy may be formulated in connection with a useful barrier liner. In an embodiment, the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is AlxCuy alloy. In an embodiment, the AlxCuy alloy is formulated to make a useful barrier precursor for an SSA barrier.
In an embodiment, the barrier liner 414 is formed by PVD, the barrier precursor 416 is
sputtered from a manganese-copper target, and the barrier precursor 416 forms a MnxCuy alloy.
The MnxCuy alloy may be formulated in connection with a useful barrier liner. In an
embodiment, the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is MnxCuy alloy. In an embodiment, the MnxCuy alloy is formulated to make a useful barrier precursor for an SSA barrier.
In an embodiment, the barrier liner 414 is formed by PVD and the barrier precursor 416 is sputtered from a titanium-copper target and the barrier precursor 416 forms a TixCuy alloy.
The TixCuy alloy may be formulated in connection with a useful barrier liner. In an embodiment, the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is TixCuy alloy. In an embodiment, the TixCuy alloy is formulated to make a useful barrier precursor for an SSA barrier.
In an embodiment, the barrier liner 414 is formed by PVD and the barrier precursor 416 is sputtered from a calcium-copper target and the barrier precursor 416 forms a CaxCuy alloy.
The CaxCuy alloy may be formulated in connection with a useful barrier liner. In an
embodiment, the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is CaxCuy alloy. In an embodiment, the CaxCuy alloy is formulated to make a useful barrier precursor for an SSA barrier.
In an embodiment, the barrier liner 414 is formed by PVD and the barrier precursor 416 is sputtered from a zirconium-copper target and the barrier precursor 416 forms a ZrxCuy alloy. The ZrxCuy alloy may be formulated in connection with a useful barrier liner. In an
embodiment, the barrier liner 414 is any of the above given barrier liners and the barrier precursor 416 is ZrxCuy alloy. In an embodiment, the ZrxCuy alloy is formulated to make a useful barrier precursor for an SSA barrier.
After filling the wire 418 into the recesses that contain the barrier liner 414 and the barrier precursor 416, a top surface 420 may be formed such as by planarizing.
FIG. 4b is a cross-section elevation of the back-end metallization depicted in FIG. 4a after further processing according to an embodiment. The back-end metallization 401 has been processed by formation of a composite dielectric layer 422 upon the top surface 420 (FIG. 4a).
In an embodiment, the composite dielectric layer 422 includes a first film 424 that is
substantially the same chemistry as the low-k ILD 412. Following formation of the first film
424, a second film 426 is formed that is denser than the first film 424. In an embodiment, the second film 426 is denser than the first film 424 by a factor in a range from 1.01 to 2 In an embodiment, where the first film 424 has a thickness in a range from 12-18 nm, the second film
426 has a thickness in a range from 4-8 nm.
After forming the second film 426, a subsequent film 428 is formed above the denser
second film 426. In an embodiment, the subsequent film 428 is the same material as the first film 424. Formation of each film in the composite dielectric 422 may be done by spinning on a material and curing.
FIG. 4c is a cross-section elevation of the back-end metallization depicted in FIG. 4b after further processing according to an embodiment. The back-end metallization 402 has been processed by thermal treatment that converts the barrier precursor 416 (see FIG. 4b) into an SSA barrier 417 that is supported on three of four surfaces by the barrier liner 414. Thermal processing may be carried out by heating the apparatus 402 in a non-reactive atmosphere at a temperature range from 300° C to 400° C for a time period from 1 to 60 minAs illustrated, the self-forming, self-aligned barrier 417 has grown from a U- or cup-shaped barrier precursor 416 (FIG. 4b) to become an enclosed barrier 417 and thereby an insulated wire 418 is insulated in the Z-direction. The top barrier 417 has grown onto the top surface 420 but only adjacent the wire 418. The top barrier 417 has not grown significantly upon the low-k ILD 412 at the top surface 420. It is observed that the alloying element(s) in the barrier precursor 416 have been taken up by- and reacted with at least silicon and oxygen components in the high-k ILD materials 412 and 424. Although no specific theory of formation is propounded, migration of the alloying element in the barrier precursor 416 is facilitated by presence of the barrier liner 414 and sufficient amounts of the alloying element has formed the top barrier 417 by a silicide process that uses at least silicon and oxygen in the ILD material 424. Planar migration of alloying elements may occur by alloy-element disassociation out of the barrier precursor 416 where these alloy elements are in abundance to allow formation of the top barrier 417. Planar migration of the alloy elements proceeds in the Z-direction along the wire 418 from the barrier precursor 416. Planar migration also proceeds in the X-direction (and the Y-direction which is into and out of the plane of the FIG.) along the wire 418 such that the top barrier 417 has been formed. It is observed that the top barrier 417 is a silicate that is richer in the alloy elements of the copper-alloy barrier precursor 416 and leaner in copper than the barrier precursor 416 before thermal processing.
FIG. Id is a cross-section elevation of a back-end metallization depicted in FIG. lc after further processing according to an embodiment. The back-end metallization 403 is seen in larger context such as has been processed by thermal treatment that converts the barrier precursor 416 (see FIG. 4b) into an SSA barrier 417. An additional metallization has been formed over the back-end metallization 418. In an embodiment, the metallization layers may range from Ml to Ml 2 for example. Where the wire 418 is an n"1 metallization, the next metallization may be referred to as a subsequent wire n+lst metallization 448. During processing, a via 434 is formed through the composite dielectric layer 422. An n+lst self-forming, self-aligned enclosed barrier 447 has also been formed in preparation for laying down the subsequent wire 448. Formation of
the η+ self-forming, self-aligned barrier 447 may also be done similarly to formation of the n self- forming, self-aligned barrier 417. It may now be appreciated that several metallization layers may be formed in this manner such that for example an Ml - M12 metallization is achieved. In at least one of the metallization layers, an SSA barrier is formed according to an embodiment.
It may now also be appreciated that thermal budgets can be taken into consideration such that an entire metallization such as up to M 12 is formed, but thermal processing is carried out only after all the metallizations have been installed. In this embodiment, the self- forming, self- aligned barriers of the several metallization layers are all formed simultaneously.
In an embodiment such as with multiple metallization layers being formed, a fraction of the metallization layers is formed followed by a first thermal processing. For example six metallization layers are formed (Ml - M6) and first thermally processed, followed by six more metallizations (M7 - M12) formed subsequently thermally processed.
In an embodiment, the thermal budget is spent by thermally processing each metallization layer seriatim such that each self- forming, self-aligned barrier has been fully formed and alloy element migration is stopped. In an embodiment, the thermal budget is spent by thermally processing each metallization layer seriatim but each self-forming, self-aligned barrier is not fully thermally processed when it is the most recent self-forming, self-aligned barrier to be formed. In this way, the first self-forming, self-aligned barrier is fully thermally processed during thermal processing of a subsequent self- forming, self-aligned barrier.
FIG. 5a is a cross-section elevation of a back-end metallization 500 during processing according to an example embodiment. Structures depicted include a semi conductive substrate 510 and a low-k ILD 512. Also, a barrier precursor 516 is formed as a slug in the bottom of a recess and a wire 518 is filled and polished back to expose a top surface 520.
FIG. 5c is a cross-section elevation of a back-end metallization depicted in FIG. 5a after further processing according to an embodiment. The structure 502 has been thermally processed such that an SSA barrier 517 has enclosed the wire 418 and thereby achieves an insulated wire 518. The self-forming, self-aligned barrier 517 has been converted from the barrier precursor 516 (FIG. 5a) and sufficient migration has occurred to achieve a silicate enclosure 517.
Migration of alloy elements from the barrier precursor also is seen in a composite dielectric layer 522 that includes individual layers 524, 526, and 528 that are similar to the layers 124, 126, and 128 according to an embodiment. Further processing may be done that is similar to the processing depicted and described in Figs, lc and Id.
FIG. 6a is a cross-section elevation of a back-end metallization 600 during processing according to an example embodiment. Structures depicted include a semi conductive substrate
610 and a low-k ILD 612. Also, a barrier liner 614 is formed and barrier precursor 616 is formed as a slug in the bottom of a recess that is lined with the barrier liner 614. A wire 618 is filled into the recess and polished back to expose a top surface 620. The barrier liner 614 may be any of the barrier liner embodiments set forth in this disclosure such as the barrier line 414 depicted in FIG. 4a.
FIG. 6c is a cross-section elevation of a back-end metallization depicted in FIG. 6a after further processing according to an embodiment. The structure 602 has been thermally processed such that an SSA barrier 617 has enclosed the wire 618 by forming a top barrier 617 and thereby an insulated wire 618 is insulated in the Z-direction. The self- forming, self-aligned barrier 617 has been converted from the barrier precursor slug 616 (FIG. 6a) and sufficient migration has occurred to achieve a silicate top barrier 617. Migration of alloy elements from the barrier precursor slug 616 also is seen in a composite dielectric layer 622 that includes individual layers 624, 626, and 628 that are similar to the layers 124, 126, and 128 according to an embodiment. Further processing may be done that is similar to the processing depicted and described in Figs. 4c and 4d.
FIG. 7 is a process and method flow diagram 700 according to an example embodiment. At 710, the process includes forming a recess in a low-k ILD above a semi conductive substrate. By way of non-limiting example, the recess that holds the barrier precursor 1 16 and the wire 118 is formed above a semi conductive substrate 1 12 as illustrated in FIG. la. In a non- limiting example embodiment, the recess that holds the wire 318 is formed in the low-k ILD 312. The low-k ILD 312 is above a semi conductive substrate 310 as well as above at least one other wire 308.
At 720, the process includes forming a barrier liner in the recess. In a non-limiting example embodiment, the barrier liner 414 is first formed in the recess that also holds the barrier precursor 416 and the wire 418.
At 722, the process may skip the process 730 where no barrier liner is installed.
At 730, the process includes forming a barrier precursor in the recess. It may be seen that the process at 730 may be reached without using the process at 720. In a non-limiting example embodiment, the barrier precursor 116 is formed as seen in FIG. la. In a non-limiting example embodiment, the barrier precursor 416 is formed upon the barrier liner 414 in the recess as seen in FIG. 4a. In a non-limiting example embodiment, the barrier precursor 516 is formed as a slug in the recess as seen in FIG. 5a. In a non-limiting example embodiment, the barrier precursor 616 is formed as a slug 616 upon the barrier liner 614 in the recess as seen in FIG. 6a.
At 740, the process includes filling a wire onto the barrier precursor in the recess. In a non-limiting example embodiment, the wire 1 18 is filled onto the barrier precursor 1 16 as
depicted in FIG. la. It may now be see that forming multiple metallizations such as an Ml to an M12 may be done by repeating processing as described and illustrated in several embodiments.
At 742, the process may be directed back to 710 for the formation of an i+lst wire where the current wire is the ith wire.
At 743, the process may proceed without coupling two wires such as proceeding directly to thermal treatment after filling a wire onto a barrier precursor.
At 750, the process includes coupling two wires such as an ith wire with an i+lst wire. In a non-limiting example embodiment, the first wire 118 is coupled to the subsequent wire 148 through the first via 134. The first wire in this embodiment is the ith wire 118, a via recess is formed in a dual-damascene process to form an ith via 134, followed by a subsequent-wire recess is formed into which the subsequent wire 148 (i+lst wire 148) is filled.
At 752, any of the preceding processes may be repeated in order to form subsequent metallizations before thermally treating the barrier precursor. It may now be understood that incidental processing may also advance formation of individual self- forming, self-aligned barriers such as thermal curing of any ILD layers. In a non-limiting example embodiment, all wires in a useful metallization are formed followed by a single thermal treatment that is of sufficient conditions to achieve self- forming, self-aligned barriers on all- or selected wires in the metallization.
At 760, the process includes thermally treating the barrier precursor under conditions to form an SSA barrier. In a non-limiting example embodiment, thermal processing is carried out by heating the apparatus 102 as seen in FIG. lc in a non-reactive atmosphere at a temperature range from 200° C to 300° C for a time period from 30 sec to 60 min. It may now be understood that the process at 762 may be repeated for each individual metallization where this processing method is useful. It may now be understood that the process at 762 may be repeated for groups of metallizations less than the total of n metallizations where this processing method is useful. It may now be understood that the process at 762 may be skipped and all n metallizations are thermally processed just once near the end of processing where this processing method is useful.
At 770, a method embodiment includes assembling the semi conductive substrate to a computer system after completing the metallization(s).
FIG. 8 is a schematic of a computer system according to an embodiment.
The computer system 800 (also referred to as the electronic system 800) as depicted can embody a metallization of at least one self-forming, self-aligned barriers according to any of the several disclosed embodiments and their equivalents as set forth in this disclosure. A semiconductor substrate that bears self-forming, self-aligned barriers in the metallization is assembled to a computer system. The computer system 800 may be a mobile device such as a
netbook computer. The computer system 800 may be a mobile device such as a wireless smart phone. The computer system 800 may be a desktop computer. The computer system 600 may be a hand-held reader. The computer system 600 may be integral to an automobile. The computer system 800 may be integral to a television.
In an embodiment, the electronic system 800 is a computer system that includes a system bus 820 to electrically couple the various components of the electronic system 800. The system bus 820 is a single bus or any combination of busses according to various embodiments. The electronic system 800 includes a voltage source 830 that provides power to the integrated circuit 810. In some embodiments, the voltage source 830 supplies current to the integrated circuit 810 through the system bus 820.
The integrated circuit 810 is electrically coupled to the system bus 820 and includes any circuit, or combination of circuits according to an embodiment. In an embodiment, the integrated circuit 810 includes a processor 812 that can be of any type of semi conductive substrate that is metalized with a self-formed, self-aligned barrier embodiment. As used herein, the processor 812 may mean any type of circuit such as, but not limited to, a microprocessor, a microcontroller, a graphics processor, a digital signal processor, or another processor. In an embodiment, the processor 812 is the embedded die disclosed herein. In an embodiment, SRAM embodiments are found in memory caches of the processor. Other types of circuits that can be included in the integrated circuit 810 are a custom circuit or an application-specific integrated circuit (ASIC), such as a communications circuit 814 for use in wireless devices such as cellular telephones, smart phones, pagers, portable computers, two-way radios, and similar electronic systems. In an embodiment, the processor 810 includes on-die memory 816 such as static random-access memory (SRAM). In an embodiment, the processor 810 includes embedded on- die memory 816 such as embedded dynamic random-access memory (eDRAM).
In an embodiment, the integrated circuit 810 is complemented with a subsequent integrated circuit 811 such as a graphics processor or a radio-frequency integrated circuit or both as set forth in this disclosure. In an embodiment, the dual integrated circuit 810 includes embedded on-die memory 817 such as eDRAM. The dual integrated circuit 811 includes an RFIC dual processor 813 and a dual communications circuit 815 and dual on-die memory 817 such as SRAM. In an embodiment, the dual communications circuit 815 is particularly configured for RF processing.
In an embodiment, at least one passive device 880 is coupled to the subsequent integrated circuit 811 such that the integrated circuit 811 and the at least one passive device are part of the any hybrid SoC device that includes the integrated circuit 810 and the integrated circuit 81 1 capabilities with partitioned front-end passive devices 880 such as supported by the package
substrate.
In an embodiment, the electronic system 800 also includes an external memory 840 that in turn may include one or more memory elements suitable to the particular application, such as a main memory 842 in the form of RAM, one or more hard drives 844, and/or one or more drives that handle removable media 846, such as diskettes, compact disks (CDs), digital variable disks (DVDs), flash memory drives, and other removable media known in the art. The external memory 840 may also be embedded memory 848 such as a hybrid SoC device that is metalized with at least one self-formed, self-aligned barrier according to an embodiment.
In an embodiment, the electronic system 800 also includes a display device 850, and an audio output 860. In an embodiment, the electronic system 800 includes an input device such as a controller 870 that may be a keyboard, mouse, touch pad, keypad, trackball, game controller, microphone, voice-recognition device, or any other input device that inputs information into the electronic system 800. In an embodiment, an input device 870 includes a camera. In an embodiment, an input device 870 includes a digital sound recorder. In an embodiment, an input device 870 includes a camera and a digital sound recorder.
A foundation substrate 890 may be part of the computing system 800. In an embodiment, the foundation substrate 890 is a motherboard that supports an SSA barrier that contacts metallization wire embodiments. In an embodiment, the foundation substrate 890 is a board which supports an integral dielectric barrier contacted metallization wire embodiment is mounted. In an embodiment, the foundation substrate 890 incorporates at least one of the functionalities encompassed within the dashed line 890 and is a substrate such as the user shell of a wireless communicator.
As shown herein, the integrated circuit 810 can be implemented in a number of different embodiments, including a semi conductive substrate that is metalized with at least one self- formed, self-aligned barrier according to any of the several disclosed embodiments and their equivalents, an electronic system, a computer system, one or more methods of fabricating an integrated circuit, and one or more methods of fabricating an SSA barrier that includes a semi conductive substrate that is metalized with at least one self- formed, self-aligned barrier according to any of the several disclosed embodiments as set forth herein in the various embodiments and their art-recognized equivalents. The elements, materials, geometries, dimensions, and sequence of operations can all be varied to suit particular I/O coupling requirements including a semi conductive substrate that is metalized with at least one self- formed, self-aligned barrier embodiments and their equivalents.
Although a die may refer to a processor chip, an RF chip, an RFIC chip, IPD chip, or a memory chip may be mentioned in the same sentence, but it should not be construed that they
are equivalent structures. Reference throughout this disclosure to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. The appearance of the phrases "in one embodiment" or "in an embodiment" in various places throughout this disclosure are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
Terms such as "upper" and "lower" "above" and "below" may be understood by reference to the illustrated X-Z coordinates, and terms such as "adjacent" may be understood by reference to X-Y coordinates or to non-Z coordinates.
The Abstract is provided to comply with 37 C.F.R. § 1.72(b) requiring an abstract that will allow the reader to quickly ascertain the nature and gist of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
In the foregoing Detailed Description, various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments of the invention require more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate preferred embodiment.
It will be readily understood to those skilled in the art that various other changes in the details, material, and arrangements of the parts and method stages which have been described and illustrated in order to explain the nature of this invention may be made without departing from the principles and scope of the invention as expressed in the subjoined claims.
Claims
1. An apparatus, comprising:
a semi conductive substrate; and
a metallization wire including a bottom, a top opposite the bottom, and two sides, wherein the metallization wire is disposed in an interlayer dielectric layer ILD that is disposed on the semi conductive substrate, and wherein the metallization wire is contacted with and enclosed in an integral dielectric barrier.
2. The apparatus of claim 1, wherein the metallization wire is copper and wherein the integral dielectric barrier is a silicide with a copper-lean composition adjacent the ILD and a copper-rich composition adjacent the wire.
3. The apparatus of claim 1, wherein the wire is a metallization first wire, the apparatus further including:
a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is coupled to the metallization first wire through a via.
4. The apparatus of claim 1, wherein the wire is a metallization first wire, the apparatus further including:
a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is in contact with a first via that is in contact with the metallization first wire.
5. The apparatus of claim 1, wherein the wire is a metallization first wire, the apparatus further including:
a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is in contact with a first via that is in contact with the metallization first wire; and
a metallization subsequent wire, wherein the metallization second wire is between the metallization first wire and the metallization subsequent wire.
6. The apparatus of claim 1, wherein the wire is a metallization first wire, and wherein the integral dielectric barrier is an integral dielectric first barrier, the apparatus further including: a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is coupled to the metallization first wire through a via, and wherein the metallization second wire is enclosed in an integral dielectric second barrier.
7. The apparatus of claim 1, wherein the wire is a metallization first wire, and wherein the integral dielectric barrier is an integral dielectric first barrier, the apparatus further including: a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is coupled to the metallization first wire through a via, and wherein the metallization second wire is enclosed in an integral dielectric second barrier; and
a metallization subsequent wire, wherein the metallization second wire is between the metallization first wire and the metallization subsequent wire, and wherein the metallization subsequent wire is enclosed in an integral dielectric subsequent barrier.
8. The apparatus of claim 1, wherein the wire is a metallization first wire, and wherein the integral dielectric barrier is an integral dielectric first barrier, the apparatus further including: a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is coupled to the metallization first wire through a via, and wherein the metallization second wire is enclosed in an integral dielectric second barrier.
9. An apparatus, comprising:
a semi conductive substrate;
and interlayer dielectric layer (ILD) disposed on the semi conductive substrate;
a metallization wire disposed in the ILD, wherein the metallization wire includes a bottom, a top opposite the bottom, and two sides, and wherein the metallization wire is contacted with an integral dielectric barrier at the wire top; and
a metallic barrier liner that contacts the metallization wire at the wire bottom and the wire sides, and wherein the metallic barrier liner is a different metal than the metallization wire.
10. The apparatus of claim 9, wherein the barrier liner is selected from the group consisting of a refractory metal, tantalum, a tantalum alloy, titanium, a titanium alloy, vanadium, a vanadium alloy, ruthenium, a ruthenium alloy, osmium, an osmium alloy, cobalt, a cobalt alloy, rhodium, an rhodium alloy, iridium, and an iridium alloy.
1 1. The apparatus of claim 9, wherein the metallization wire is copper, wherein the integral dielectric barrier is a silicide with a copper-lean composition adjacent the ILD and a copper- rich composition adjacent the wire, and wherein the barrier liner is selected from the group consisting of a refractory metal, tantalum, a tantalum alloy, titanium, a titanium alloy, vanadium, a vanadium alloy, ruthenium, a ruthenium alloy, osmium, an osmium alloy, cobalt, a cobalt alloy, rhodium, an rhodium alloy, iridium, and an iridium alloy.
12. The apparatus of claim 9, wherein the wire is a metallization first wire, the apparatus further including:
a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is coupled to the metallization first wire through a via.
13. The apparatus of claim 9, wherein the wire is a metallization first wire, the apparatus further including:
a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is in contact with a first via that is in contact with the metallization first wire.
14. The apparatus of claim 9, wherein the wire is a metallization first wire, the apparatus further including:
a metallization second wire adjacent the metallization first wire, wherein the metallization second wire is in contact with a first via that is in contact with the metallization first wire; and
a metallization subsequent wire, wherein the metallization second wire is between the metallization first wire and the metallization subsequent wire, wherein the metallization subsequent wire is contacted with a metallic barrier liner upon a bottom and two sides, and wherein the metallization subsequent wire is contacted with a subsequent integral dielectric barrier at the subsequent wire top .
15. A process of forming a back-end metallization, comprising:
forming a wire into a interlayer dielectric layer (ILD) recess and upon a barrier precursor material, wherein the wire and the barrier precursor material have at least one metal in common, and wherein the at least one metal in common in the barrier precursor includes at least one further alloying element; and
thermally treating the barrier precursor under conditions to cause at least one alloying element in the barrier precursor to form a dielectric barrier between the wire and the ILD and further under conditions to cause the at least one alloying element to migrate from a zone of higher concentration thereof to a zone of lower concentration thereof to further form the dielectric barrier.
16. The process of claim 15, wherein the dielectric barrier is a silicide barrier that is formed.
17. The process of claim 15, wherein the wire has a top surface that is coplanar with a top surface of the ILD, and before thermally treating, the process further including:
forming a composite dielectric layer upon the top surface, wherein the composite dielectric layer includes:
a first film that is substantially the same chemistry as the ILD, and wherein the
ILD has dielectric constant that is equal to or lower than that of silica;
a second film above the first film that is denser than the first film by a factor in a range from 1.01 to 2; and
a subsequent film above the second film.
18. The process of claim 15, wherein thermally treating causes the barrier precursor to form an integral, continuous, and closed dielectric structure that is self-formed and self-aligned around the wire.
19. The process of claim 15, before forming the wire, the process includes forming the barrier precursor as a slug in the recess.
20. The process of claim 15, wherein the wire has a top surface, wherein the wire is first set in a barrier liner that contacts a bottom surface that opposite the top surface and two side surfaces, and wherein thermally treating the barrier precursor causes the at least one alloying element to migrate and form the dielectric barrier as a top barrier on the top surface and only adjacent the wire.
21. The process of claim 15, wherein the wire has a top surface, wherein the wire is first set in a barrier liner that contacts a bottom surface that opposite the top surface and two side surfaces, and wherein thermally treating the barrier precursor causes the at least one alloying element to migrate and form the dielectric barrier as a top barrier on the top surface and only adjacent the wire, and wherein the barrier liner is selected from the group consisting of a refractory metal, tantalum, a tantalum alloy, titanium, a titanium alloy, vanadium, a vanadium alloy, ruthenium, a ruthenium alloy, osmium, an osmium alloy, cobalt, a cobalt alloy, rhodium, an rhodium alloy, iridium, and an iridium alloy.
22. The process of claim 15, further including:
opening a via in the composite dielectric;
forming a liner film in the via and upon the composite dielectric; and
forming a subsequent wire that is coupled to the wire through the via.
23 The process claim 15, further including;
forming a subsequent dielectric layer above the subsequent wire;
opening a via the subsequent dielectric layer;
forming a liner film in the via and upon the composite dielectric; and
forming a next subsequent wire that is coupled to the subsequent wire through the subsequent via.
24. The process of claim 15, wherein the wire has a top surface, wherein the wire is first set in a barrier liner that contacts a bottom surface that opposite the top surface and two side surfaces, the process further including before forming the wire:
forming the barrier precursor as a slug in the recess and in contact with the barrier liner.
25. A computer system comprising:
a semi conductive substrate;
a metallization wire including a bottom, a top opposite the bottom, and two sides, wherein the metallization wire is disposed in an interlayer dielectric layer ILD that is disposed on the semi conductive substrate, and wherein the metallization wire is contacted with and enclosed in an integral dielectric barrier; and
a foundation substrate that supports the semi conductive substrate and the integral dielectric barrier.
26. The computer system of claim 25, wherein the foundation substrate is part of a mobile device.
27. The computer system of claim 25, wherein the foundation substrate is part of a vehicle.
28. The computer system of claim 25, wherein the foundation substrate is part of a television.
29. A computer system, comprising:
a semi conductive substrate;
and interlayer dielectric layer (ILD) disposed on the semi conductive substrate;
a metallization wire disposed in the ILD, wherein the metallization wire includes a bottom, a top opposite the bottom, and two sides, and wherein the metallization wire is contacted with an integral dielectric barrier at the wire top;
a metallic barrier liner that contacts the metallization wire at the wire bottom and the wire sides, and wherein the metallic barrier liner is a different metal than the metallization wire; and
a foundation substrate that supports the semi conductive substrate and the integral dielectric barrier.
30. The computer system of claim 29, wherein the foundation substrate is part of a mobile device.
31. The computer system of claim 30, wherein the foundation substrate is part of a vehicle.
32. The computer system of claim 30, wherein the foundation substrate is part of a television.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/078,683 | 2011-04-01 | ||
US13/078,683 US8461683B2 (en) | 2011-04-01 | 2011-04-01 | Self-forming, self-aligned barriers for back-end interconnects and methods of making same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012134574A1 true WO2012134574A1 (en) | 2012-10-04 |
Family
ID=46926117
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2011/066922 WO2012134574A1 (en) | 2011-04-01 | 2011-12-22 | Self-forming, self-aligned barriers for back-end interconnects and methods of making same |
Country Status (3)
Country | Link |
---|---|
US (3) | US8461683B2 (en) |
TW (1) | TWI459509B (en) |
WO (1) | WO2012134574A1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9349636B2 (en) * | 2013-09-26 | 2016-05-24 | Intel Corporation | Interconnect wires including relatively low resistivity cores |
US9847289B2 (en) * | 2014-05-30 | 2017-12-19 | Applied Materials, Inc. | Protective via cap for improved interconnect performance |
US20160276156A1 (en) * | 2015-03-16 | 2016-09-22 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing process thereof |
US9793212B2 (en) | 2015-04-16 | 2017-10-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures and methods of forming same |
US9564356B2 (en) | 2015-04-16 | 2017-02-07 | International Business Machines Corporation | Self-forming metal barriers |
KR20170110332A (en) | 2016-03-23 | 2017-10-11 | 삼성전자주식회사 | Semiconductor devices and methods of manufacturing the same |
US9806018B1 (en) | 2016-06-20 | 2017-10-31 | International Business Machines Corporation | Copper interconnect structures |
US10229851B2 (en) | 2016-08-30 | 2019-03-12 | International Business Machines Corporation | Self-forming barrier for use in air gap formation |
US9741609B1 (en) * | 2016-11-01 | 2017-08-22 | International Business Machines Corporation | Middle of line cobalt interconnection |
US10256191B2 (en) | 2017-01-23 | 2019-04-09 | International Business Machines Corporation | Hybrid dielectric scheme for varying liner thickness and manganese concentration |
US10741609B2 (en) | 2019-01-08 | 2020-08-11 | International Business Machines Corporation | Pre-patterned etch stop for interconnect trench formation overlying embedded MRAM structures |
US11040870B2 (en) | 2019-07-25 | 2021-06-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Microelectromechanical systems device having a mechanically robust anti-stiction/outgassing structure |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20070045986A (en) * | 2005-10-28 | 2007-05-02 | 어플라이드 머티어리얼스, 인코포레이티드 | Improving adhesion and minimizing oxidation on electroless co alloy films for integration with low k inter-metal dielectric and etch steo |
US20080132064A1 (en) * | 2006-11-30 | 2008-06-05 | Christof Streck | Method for forming a self-aligned nitrogen-containing copper silicide capping layer in a microstructure device |
US20090014877A1 (en) * | 2007-07-09 | 2009-01-15 | Hui-Lin Chang | Selective Formation of Boron-Containing Metal Cap Pre-layer |
US20100314768A1 (en) * | 2009-06-12 | 2010-12-16 | International Business Machines Corporation | Interconnect structure fabricated without dry plasma etch processing |
Family Cites Families (145)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4400200C2 (en) * | 1993-01-05 | 1997-09-04 | Toshiba Kawasaki Kk | Semiconductor device with improved wiring structure and method of manufacturing the same |
US5824599A (en) * | 1996-01-16 | 1998-10-20 | Cornell Research Foundation, Inc. | Protected encapsulation of catalytic layer for electroless copper interconnect |
US5913147A (en) * | 1997-01-21 | 1999-06-15 | Advanced Micro Devices, Inc. | Method for fabricating copper-aluminum metallization |
US5930669A (en) * | 1997-04-03 | 1999-07-27 | International Business Machines Corporation | Continuous highly conductive metal wiring structures and method for fabricating the same |
US6249055B1 (en) * | 1998-02-03 | 2001-06-19 | Advanced Micro Devices, Inc. | Self-encapsulated copper metallization |
US6162743A (en) * | 1998-02-10 | 2000-12-19 | Chu; Cheng-Jye | Low dielectric constant film and method thereof |
US6268289B1 (en) * | 1998-05-18 | 2001-07-31 | Motorola Inc. | Method for protecting the edge exclusion of a semiconductor wafer from copper plating through use of an edge exclusion masking layer |
US6159871A (en) * | 1998-05-29 | 2000-12-12 | Dow Corning Corporation | Method for producing hydrogenated silicon oxycarbide films having low dielectric constant |
US6492266B1 (en) * | 1998-07-09 | 2002-12-10 | Advanced Micro Devices, Inc. | Method of forming reliable capped copper interconnects |
US6140231A (en) * | 1999-02-12 | 2000-10-31 | Taiwan Semiconductor Manufacturing Company | Robust diffusion barrier for Cu metallization |
US6144099A (en) * | 1999-03-30 | 2000-11-07 | Advanced Micro Devices, Inc. | Semiconductor metalization barrier |
KR100360396B1 (en) * | 1999-08-05 | 2002-11-13 | 삼성전자 주식회사 | Method for forming contact structure of semiconductor device |
JP4428832B2 (en) * | 1999-08-27 | 2010-03-10 | 富士通株式会社 | Metal wiring structure, semiconductor device, and manufacturing method of semiconductor device |
US6433429B1 (en) * | 1999-09-01 | 2002-08-13 | International Business Machines Corporation | Copper conductive line with redundant liner and method of making |
US6153935A (en) * | 1999-09-30 | 2000-11-28 | International Business Machines Corporation | Dual etch stop/diffusion barrier for damascene interconnects |
US6410383B1 (en) * | 2000-03-16 | 2002-06-25 | Sharp Laboratories Of America, Inc. | Method of forming conducting diffusion barriers |
US6759098B2 (en) * | 2000-03-20 | 2004-07-06 | Axcelis Technologies, Inc. | Plasma curing of MSQ-based porous low-k film materials |
US6452251B1 (en) * | 2000-03-31 | 2002-09-17 | International Business Machines Corporation | Damascene metal capacitor |
US6436825B1 (en) * | 2000-04-03 | 2002-08-20 | Taiwan Semiconductor Manufacturing Company | Method of copper barrier layer formation |
US6525425B1 (en) * | 2000-06-14 | 2003-02-25 | Advanced Micro Devices, Inc. | Copper interconnects with improved electromigration resistance and low resistivity |
US6657303B1 (en) * | 2000-12-18 | 2003-12-02 | Advanced Micro Devices, Inc. | Integrated circuit with low solubility metal-conductor interconnect cap |
JP3545364B2 (en) * | 2000-12-19 | 2004-07-21 | キヤノン販売株式会社 | Semiconductor device and manufacturing method thereof |
TWI272694B (en) * | 2001-01-03 | 2007-02-01 | Dow Corning | Metal ion diffusion barrier layers |
JP4535629B2 (en) * | 2001-02-21 | 2010-09-01 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US6469385B1 (en) * | 2001-06-04 | 2002-10-22 | Advanced Micro Devices, Inc. | Integrated circuit with dielectric diffusion barrier layer formed between interconnects and interlayer dielectric layers |
JP4152619B2 (en) * | 2001-11-14 | 2008-09-17 | 株式会社ルネサステクノロジ | Semiconductor device and manufacturing method thereof |
JP3701626B2 (en) * | 2001-12-06 | 2005-10-05 | キヤノン販売株式会社 | Manufacturing method of semiconductor device |
US6734090B2 (en) * | 2002-02-20 | 2004-05-11 | International Business Machines Corporation | Method of making an edge seal for a semiconductor device |
US6723635B1 (en) * | 2002-04-04 | 2004-04-20 | Advanced Micro Devices, Inc. | Protection low-k ILD during damascene processing with thin liner |
US7008872B2 (en) * | 2002-05-03 | 2006-03-07 | Intel Corporation | Use of conductive electrolessly deposited etch stop layers, liner layers and via plugs in interconnect structures |
US7687917B2 (en) * | 2002-05-08 | 2010-03-30 | Nec Electronics Corporation | Single damascene structure semiconductor device having silicon-diffused metal wiring layer |
JP2003332426A (en) * | 2002-05-17 | 2003-11-21 | Renesas Technology Corp | Method for manufacturing semiconductor device and semiconductor device |
US6927178B2 (en) * | 2002-07-11 | 2005-08-09 | Applied Materials, Inc. | Nitrogen-free dielectric anti-reflective coating and hardmask |
US7485570B2 (en) * | 2002-10-30 | 2009-02-03 | Fujitsu Limited | Silicon oxycarbide, growth method of silicon oxycarbide layer, semiconductor device and manufacture method for semiconductor device |
US6917108B2 (en) * | 2002-11-14 | 2005-07-12 | International Business Machines Corporation | Reliable low-k interconnect structure with hybrid dielectric |
US6818557B1 (en) * | 2002-12-12 | 2004-11-16 | Advanced Micro Devices, Inc. | Method of forming SiC capped copper interconnects with reduced hillock formation and improved electromigration resistance |
KR100459733B1 (en) * | 2002-12-30 | 2004-12-03 | 삼성전자주식회사 | Interconnections having double story capping layer and method for forming the same |
JP3898133B2 (en) * | 2003-01-14 | 2007-03-28 | Necエレクトロニクス株式会社 | A method of forming a SiCHN film. |
JP4152202B2 (en) * | 2003-01-24 | 2008-09-17 | Necエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP4068072B2 (en) * | 2003-01-29 | 2008-03-26 | Necエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US7101790B2 (en) * | 2003-03-28 | 2006-09-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming a robust copper interconnect by dilute metal doping |
JP2007523994A (en) * | 2003-06-18 | 2007-08-23 | アプライド マテリアルズ インコーポレイテッド | Atomic layer deposition of barrier materials |
JP3647853B1 (en) * | 2003-10-24 | 2005-05-18 | 沖電気工業株式会社 | Wiring structure of semiconductor device and manufacturing method thereof |
TWI227046B (en) * | 2003-11-11 | 2005-01-21 | United Microelectronics Corp | Process of metal interconnects |
US7176571B2 (en) * | 2004-01-08 | 2007-02-13 | Taiwan Semiconductor Manufacturing Company | Nitride barrier layer to prevent metal (Cu) leakage issue in a dual damascene structure |
WO2005069367A1 (en) * | 2004-01-13 | 2005-07-28 | Tokyo Electron Limited | Method for manufacturing semiconductor device and film-forming system |
JP4938222B2 (en) * | 2004-02-03 | 2012-05-23 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP4478038B2 (en) * | 2004-02-27 | 2010-06-09 | 株式会社半導体理工学研究センター | Semiconductor device and manufacturing method thereof |
US7229911B2 (en) * | 2004-04-19 | 2007-06-12 | Applied Materials, Inc. | Adhesion improvement for low k dielectrics to conductive materials |
JP5012022B2 (en) * | 2004-06-24 | 2012-08-29 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
JP4224434B2 (en) * | 2004-06-30 | 2009-02-12 | パナソニック株式会社 | Semiconductor device and manufacturing method thereof |
US7456093B2 (en) * | 2004-07-03 | 2008-11-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for improving a semiconductor device delamination resistance |
JP4065959B2 (en) * | 2004-08-31 | 2008-03-26 | 国立大学法人東北大学 | Liquid crystal display device, sputtering target material and copper alloy |
US7157795B1 (en) * | 2004-09-07 | 2007-01-02 | Advanced Micro Devices, Inc. | Composite tantalum nitride/tantalum copper capping layer |
US7390739B2 (en) * | 2005-05-18 | 2008-06-24 | Lazovsky David E | Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region |
US7704873B1 (en) * | 2004-11-03 | 2010-04-27 | Novellus Systems, Inc. | Protective self-aligned buffer layers for damascene interconnects |
US7879710B2 (en) * | 2005-05-18 | 2011-02-01 | Intermolecular, Inc. | Substrate processing including a masking layer |
KR100690881B1 (en) * | 2005-02-05 | 2007-03-09 | 삼성전자주식회사 | Fabrication method of dual damascene interconnections of microelectronics and microelectronics having dual damascene interconnections fabricated thereby |
JP5204370B2 (en) * | 2005-03-17 | 2013-06-05 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US20060252252A1 (en) * | 2005-03-18 | 2006-11-09 | Zhize Zhu | Electroless deposition processes and compositions for forming interconnects |
WO2006137237A1 (en) * | 2005-06-22 | 2006-12-28 | Nec Corporation | Semiconductor device and method for manufacturing same |
EP1909320A1 (en) * | 2006-10-05 | 2008-04-09 | ST Microelectronics Crolles 2 SAS | Copper diffusion barrier |
JP4679270B2 (en) * | 2005-06-30 | 2011-04-27 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP4851740B2 (en) * | 2005-06-30 | 2012-01-11 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP2007012996A (en) * | 2005-07-01 | 2007-01-18 | Toshiba Corp | Semiconductor device |
JP4589835B2 (en) * | 2005-07-13 | 2010-12-01 | 富士通セミコンダクター株式会社 | Semiconductor device manufacturing method and semiconductor device |
KR100703973B1 (en) * | 2005-07-20 | 2007-04-06 | 삼성전자주식회사 | Interconnections having double story capping layer and method for forming the same |
JP4197694B2 (en) * | 2005-08-10 | 2008-12-17 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP4236201B2 (en) * | 2005-08-30 | 2009-03-11 | 富士通マイクロエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP4523535B2 (en) * | 2005-08-30 | 2010-08-11 | 富士通株式会社 | Manufacturing method of semiconductor device |
JP4272191B2 (en) * | 2005-08-30 | 2009-06-03 | 富士通マイクロエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP4282646B2 (en) * | 2005-09-09 | 2009-06-24 | 株式会社東芝 | Manufacturing method of semiconductor device |
US7563704B2 (en) * | 2005-09-19 | 2009-07-21 | International Business Machines Corporation | Method of forming an interconnect including a dielectric cap having a tensile stress |
US7215006B2 (en) * | 2005-10-07 | 2007-05-08 | International Business Machines Corporation | Plating seed layer including an oxygen/nitrogen transition region for barrier enhancement |
JP4529880B2 (en) * | 2005-11-21 | 2010-08-25 | ソニー株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US7514354B2 (en) * | 2005-12-30 | 2009-04-07 | Samsung Electronics Co., Ltd | Methods for forming damascene wiring structures having line and plug conductors formed from different materials |
JPWO2007078011A1 (en) * | 2006-01-06 | 2009-06-11 | 日本電気株式会社 | Multilayer wiring manufacturing method and multilayer wiring structure |
JP5076482B2 (en) * | 2006-01-20 | 2012-11-21 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
US8188599B2 (en) * | 2006-02-28 | 2012-05-29 | Advanced Interconnect Materials, Llc | Semiconductor device, its manufacturing method, and sputtering target material for use in the method |
US8193087B2 (en) * | 2006-05-18 | 2012-06-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process for improving copper line cap formation |
US7851384B2 (en) * | 2006-06-01 | 2010-12-14 | Applied Materials, Inc. | Method to mitigate impact of UV and E-beam exposure on semiconductor device film properties by use of a bilayer film |
JP2008013848A (en) * | 2006-06-08 | 2008-01-24 | Tokyo Electron Ltd | Film-forming apparatus and film-forming method |
US7694413B2 (en) * | 2006-06-30 | 2010-04-13 | Intel Corporation | Method of making a bottomless via |
JP4634977B2 (en) * | 2006-08-15 | 2011-02-16 | Okiセミコンダクタ株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US20080045030A1 (en) * | 2006-08-15 | 2008-02-21 | Shigeru Tahara | Substrate processing method, substrate processing system and storage medium |
US20080054466A1 (en) * | 2006-08-31 | 2008-03-06 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing semiconductor device |
JP4321570B2 (en) * | 2006-09-06 | 2009-08-26 | ソニー株式会社 | Manufacturing method of semiconductor device |
JP2008091645A (en) * | 2006-10-02 | 2008-04-17 | Tokyo Electron Ltd | Semiconductor manufacturing apparatus, semiconductor device manufacturing method, and storage medium |
US8178436B2 (en) * | 2006-12-21 | 2012-05-15 | Intel Corporation | Adhesion and electromigration performance at an interface between a dielectric and metal |
CN101569003B (en) * | 2006-12-22 | 2011-02-16 | 日本电气株式会社 | Semiconductor device and method for manufacturing the same |
KR100853098B1 (en) * | 2006-12-27 | 2008-08-19 | 동부일렉트로닉스 주식회사 | Metal line in semiconductor device and method of manufacturing the metal line |
JP5154140B2 (en) * | 2006-12-28 | 2013-02-27 | 東京エレクトロン株式会社 | Semiconductor device and manufacturing method thereof |
US7642552B2 (en) * | 2007-01-12 | 2010-01-05 | Tohoku University | Liquid crystal display device and manufacturing method therefor |
JP2008218659A (en) * | 2007-03-02 | 2008-09-18 | Tokyo Electron Ltd | Manufacturing method of semiconductor device, manufacturing device for semiconductor and program |
US20100200991A1 (en) * | 2007-03-15 | 2010-08-12 | Rohan Akolkar | Dopant Enhanced Interconnect |
JP5277552B2 (en) * | 2007-03-19 | 2013-08-28 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
WO2008126206A1 (en) * | 2007-03-27 | 2008-10-23 | Fujitsu Microelectronics Limited | Process for producing semiconductor device |
JP5089244B2 (en) * | 2007-05-22 | 2012-12-05 | ローム株式会社 | Semiconductor device |
JP2008294335A (en) * | 2007-05-28 | 2008-12-04 | Panasonic Corp | Manufacturing method of semiconductor device |
JP5196467B2 (en) * | 2007-05-30 | 2013-05-15 | 東京エレクトロン株式会社 | Semiconductor device manufacturing method, semiconductor manufacturing apparatus, and storage medium |
JP2009016782A (en) * | 2007-06-04 | 2009-01-22 | Tokyo Electron Ltd | Film forming method, and film forming apparatus |
TW200910431A (en) * | 2007-06-22 | 2009-03-01 | Rohm Co Ltd | Semiconductor device and method for manufacturing the same |
JP2009016520A (en) * | 2007-07-04 | 2009-01-22 | Tokyo Electron Ltd | Method and apparatus for manufacturing semiconductor apparatus |
US7514361B2 (en) * | 2007-08-20 | 2009-04-07 | International Business Machines Corporation | Selective thin metal cap process |
US7884475B2 (en) * | 2007-10-16 | 2011-02-08 | International Business Machines Corporation | Conductor structure including manganese oxide capping layer |
US20090186230A1 (en) * | 2007-10-24 | 2009-07-23 | H.C. Starck Inc. | Refractory metal-doped sputtering targets, thin films prepared therewith and electronic device elements containing such films |
US8168532B2 (en) * | 2007-11-14 | 2012-05-01 | Fujitsu Limited | Method of manufacturing a multilayer interconnection structure in a semiconductor device |
JP2009141058A (en) * | 2007-12-05 | 2009-06-25 | Fujitsu Microelectronics Ltd | Semiconductor device and method of manufacturing the same |
US7642189B2 (en) * | 2007-12-18 | 2010-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Synergy effect of alloying materials in interconnect structures |
JP5366235B2 (en) * | 2008-01-28 | 2013-12-11 | 東京エレクトロン株式会社 | Semiconductor device manufacturing method, semiconductor manufacturing apparatus, and storage medium |
US7704886B2 (en) * | 2008-02-14 | 2010-04-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-step Cu seed layer formation for improving sidewall coverage |
US7843063B2 (en) * | 2008-02-14 | 2010-11-30 | International Business Machines Corporation | Microstructure modification in copper interconnect structure |
US7651943B2 (en) * | 2008-02-18 | 2010-01-26 | Taiwan Semicondcutor Manufacturing Company, Ltd. | Forming diffusion barriers by annealing copper alloy layers |
JP5141761B2 (en) * | 2008-02-27 | 2013-02-13 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
JP5343369B2 (en) * | 2008-03-03 | 2013-11-13 | 東京エレクトロン株式会社 | Semiconductor device manufacturing method, semiconductor manufacturing apparatus, and storage medium |
JP4423379B2 (en) * | 2008-03-25 | 2010-03-03 | 合同会社先端配線材料研究所 | Copper wiring, semiconductor device, and method of forming copper wiring |
JP2009272563A (en) * | 2008-05-09 | 2009-11-19 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
JP5380901B2 (en) * | 2008-05-12 | 2014-01-08 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
JP5343417B2 (en) * | 2008-06-25 | 2013-11-13 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
US8039390B2 (en) * | 2008-08-05 | 2011-10-18 | Rohm Co., Ltd. | Method of manufacturing semiconductor device |
US8110504B2 (en) * | 2008-08-05 | 2012-02-07 | Rohm Co., Ltd. | Method of manufacturing semiconductor device |
JP5501586B2 (en) * | 2008-08-22 | 2014-05-21 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP5554951B2 (en) * | 2008-09-11 | 2014-07-23 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8258626B2 (en) * | 2008-09-16 | 2012-09-04 | Advanced Interconnect Materials, Llc | Copper interconnection, method for forming copper interconnection structure, and semiconductor device |
US20100084766A1 (en) * | 2008-10-08 | 2010-04-08 | International Business Machines Corporation | Surface repair structure and process for interconnect applications |
JP4415100B1 (en) * | 2008-12-19 | 2010-02-17 | 国立大学法人東北大学 | Copper wiring, semiconductor device, and copper wiring forming method |
JP5326558B2 (en) * | 2008-12-26 | 2013-10-30 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
WO2010079816A1 (en) * | 2009-01-09 | 2010-07-15 | 日本電気株式会社 | Semiconductor device and manufacturing method therefor |
JP5582727B2 (en) * | 2009-01-19 | 2014-09-03 | 株式会社東芝 | Semiconductor device manufacturing method and semiconductor device |
JP5530118B2 (en) * | 2009-04-08 | 2014-06-25 | 東京エレクトロン株式会社 | Method for forming manganese oxide film, method for manufacturing semiconductor device, and semiconductor device |
US8674469B2 (en) * | 2009-04-23 | 2014-03-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Isolation structure for backside illuminated image sensor |
JP2010258213A (en) * | 2009-04-24 | 2010-11-11 | Renesas Electronics Corp | Semiconductor device and method of manufacturing semiconductor device |
JP5487748B2 (en) * | 2009-06-16 | 2014-05-07 | 東京エレクトロン株式会社 | Barrier layer, film forming method and processing system |
US8569807B2 (en) * | 2009-09-01 | 2013-10-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside illuminated image sensor having capacitor on pixel region |
US8232196B2 (en) * | 2009-10-29 | 2012-07-31 | International Business Machines Corporation | Interconnect structure having a via with a via gouging feature and dielectric liner sidewalls for BEOL integration |
US8836127B2 (en) * | 2009-11-19 | 2014-09-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect with flexible dielectric layer |
JP2011166106A (en) * | 2010-01-13 | 2011-08-25 | Renesas Electronics Corp | Semiconductor device manufacturing method, and semiconductor device |
JP2011155077A (en) * | 2010-01-26 | 2011-08-11 | Renesas Electronics Corp | Method of manufacturing semiconductor device |
JP5498808B2 (en) * | 2010-01-28 | 2014-05-21 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8361900B2 (en) * | 2010-04-16 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Barrier layer for copper interconnect |
US8492289B2 (en) * | 2010-09-15 | 2013-07-23 | International Business Machines Corporation | Barrier layer formation for metal interconnects through enhanced impurity diffusion |
US8129269B1 (en) * | 2010-09-20 | 2012-03-06 | International Business Machines Corporation | Method of improving mechanical properties of semiconductor interconnects with nanoparticles |
US8658533B2 (en) * | 2011-03-10 | 2014-02-25 | International Business Machines Corporation | Semiconductor interconnect structure with multi-layered seed layer providing enhanced reliability and minimizing electromigration |
JP2014141739A (en) * | 2012-12-27 | 2014-08-07 | Tokyo Electron Ltd | Film deposition method of manganese metal film, processing system, production method of electronic device and electronic device |
US20150357236A1 (en) * | 2014-06-08 | 2015-12-10 | International Business Machines Corporation | Ultrathin Multilayer Metal Alloy Liner for Nano Cu Interconnects |
-
2011
- 2011-04-01 US US13/078,683 patent/US8461683B2/en active Active
- 2011-12-22 WO PCT/US2011/066922 patent/WO2012134574A1/en active Application Filing
- 2011-12-27 TW TW100148965A patent/TWI459509B/en active
-
2013
- 2013-05-13 US US13/893,143 patent/US20130260553A1/en not_active Abandoned
-
2016
- 2016-06-24 US US15/192,643 patent/US20160307796A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20070045986A (en) * | 2005-10-28 | 2007-05-02 | 어플라이드 머티어리얼스, 인코포레이티드 | Improving adhesion and minimizing oxidation on electroless co alloy films for integration with low k inter-metal dielectric and etch steo |
US20080132064A1 (en) * | 2006-11-30 | 2008-06-05 | Christof Streck | Method for forming a self-aligned nitrogen-containing copper silicide capping layer in a microstructure device |
US20090014877A1 (en) * | 2007-07-09 | 2009-01-15 | Hui-Lin Chang | Selective Formation of Boron-Containing Metal Cap Pre-layer |
US20100314768A1 (en) * | 2009-06-12 | 2010-12-16 | International Business Machines Corporation | Interconnect structure fabricated without dry plasma etch processing |
Also Published As
Publication number | Publication date |
---|---|
US20130260553A1 (en) | 2013-10-03 |
TWI459509B (en) | 2014-11-01 |
US8461683B2 (en) | 2013-06-11 |
US20120248608A1 (en) | 2012-10-04 |
US20160307796A1 (en) | 2016-10-20 |
TW201248779A (en) | 2012-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8461683B2 (en) | Self-forming, self-aligned barriers for back-end interconnects and methods of making same | |
US9627312B2 (en) | On-chip capacitors and methods of assembling same | |
CN102341903B (en) | Redundant metal barrier structure for interconnect applications | |
CN101847616B (en) | Barrier for through-silicon via | |
TWI515860B (en) | Semiconductor devices with copper interconnects and methods for fabricating same | |
TWI488266B (en) | Interconnect structure and method of forming the same | |
CN102543778B (en) | Semiconductor structure Direct Bonding method together and the semiconductor structure of bonding | |
US9721893B2 (en) | Self-forming barrier for subtractive copper | |
US20150187699A1 (en) | Semiconductor devices and methods of fabricating the same | |
US8778773B2 (en) | Methods for directly bonding together semiconductor structures, and bonded semiconductor structures formed using such methods | |
US20150262870A1 (en) | Barrier Structure for Copper Interconnect | |
JP2014154886A (en) | Semiconductor devices and methods of fabricating the same | |
US10446491B2 (en) | Hybrid interconnects and method of forming the same | |
US20140019716A1 (en) | Plateable diffusion barrier techniques | |
US20200083169A1 (en) | Metal interconnects | |
US20170317032A1 (en) | Composite manganese nitride / low-k dielectric cap | |
TW202132603A (en) | Hybrid low resistance metal lines | |
US9666545B2 (en) | Semiconductor device with advanced pad structure resistant to plasma damage and metnod for forming same | |
US20230223341A1 (en) | Low via resistance interconnect structure | |
KR101006522B1 (en) | Metal wiring of semiconductor device and method of manufacturing the same | |
CN102148186A (en) | Method for manufacturing semiconductor device | |
WO2023287538A1 (en) | Integrated assemblies having graphene-containing-structures | |
CN115527989A (en) | Adiabatic interconnect features in components of a composite IC device structure | |
JP2011508418A (en) | Integrated circuit system with integrated contacts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11862111 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 11862111 Country of ref document: EP Kind code of ref document: A1 |