WO2014186731A1 - Integrated multi-color light emitting device made with hybrid crystal structure - Google Patents
Integrated multi-color light emitting device made with hybrid crystal structure Download PDFInfo
- Publication number
- WO2014186731A1 WO2014186731A1 PCT/US2014/038437 US2014038437W WO2014186731A1 WO 2014186731 A1 WO2014186731 A1 WO 2014186731A1 US 2014038437 W US2014038437 W US 2014038437W WO 2014186731 A1 WO2014186731 A1 WO 2014186731A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- type layer
- plane sapphire
- intrinsic
- compound semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0075—Processes for devices with an active region comprising only III-V compounds comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/08—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a plurality of light emitting regions, e.g. laterally discontinuous light emitting layer or photoluminescent region integrated within the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components with at least one potential-jump barrier or surface barrier specially adapted for light emission
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0083—Processes for devices with an active region comprising only II-VI compounds
- H01L33/0087—Processes for devices with an active region comprising only II-VI compounds with a substrate not being a II-VI compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/16—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous
Abstract
An integrated hybrid crystal Light Emitting Diode ("LED") display device that may emit red, green, and blue colors on a single wafer. The various embodiments may provide double-sided hetero crystal growth with hexagonal wurtzite Ill-Nitride compound semiconductor on one side of (0001) c-plane sapphire media and cubic zinc-blended III-V or Il-VI compound semiconductor on the opposite side of c-plane sapphire media. The c- plane sapphire media may be a bulk single crystalline c-plane sapphire wafer, a thin free standing c-plane sapphire layer, or crack-and-bonded c-plane sapphire layer on any substrate. The bandgap energies and lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor. The bandgap energy and lattice constant may be engineered by changing the alloy composition within the cubic group IV, group III-V, and group II-VI semiconductors and within the hexagonal Ill-Nitrides.
Description
INTEGRATED MULTI-COLOR LIGHT EMITTING DEVICE MADE WITH HYBRID CRYSTAL STRUCTURE
CROSS REFERENCE TO RELATED APPLICATIONS
[0001] This application claims the benefit of and priority to United States Non- Provisional Patent Application No. 14/279,614, filed on May 16, 2014, which claims the benefit of and priority to United States Provisional Application No. 61/824,017 filed on May 16, 2013 entitled "INTEGRATED MULTI-COLOR LIGHT EMITTING DEVICE MADE WITH HYBRID CRYSTAL STRUCTURE", the entire contents of which are hereby incorporated by reference in their entireties.
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
[0002] The invention described herein was made in the performance of work under a NASA contract and by an employee of the United States Government and is subject to the provisions of Public Law 96-517 (35 U.S.C. § 202) and may be manufactured and used by or for the Government for governmental purposes without the payment of any royalties thereon or therefore. In accordance with 35 U.S.C. § 202, the contractor elected not to retain title.
BACKGROUND OF THE INVENTION FIELD OF THE INVENTION
[0003] The present invention relates to a hybrid crystal light emitting diode ("LED") display device and more particularly to a hybrid crystal LED display device that may emit red, green, and blue colors on a single wafer.
DESCRIPTION OF THE RELATED ART
[0004] Today's Light Emitting Diodes ("LEDs") are built with many compound semiconductors with type-I direct bandgap energies of two different crystal structures. While red, orange, yellow, yellowish green, and green LEDs are commonly made with III- V semiconductor alloys of aluminum gallium indium phosphide (AlGalnP) and aluminum gallium indium arsenide (AlGalnAs) with cubic zinc blende crystal structures, the higher
energy colors such as green, blue, purple, and ultra-violet ("UV") LEDs are made with ΠΙ- nitride compound semiconductors of AlGalnN alloys with hexagonal wurtzite crystal structures. Because the atomic crystal structures are different for red LED and green blue LEDs, the integration and fabrication of these red and green blue semiconductor LEDs as individual red ("R")> green ("G"), blue ("B") pixels on one wafer has been extremely difficult.
BRIEF SUMMARY OF THE INVENTION
[0005] The various embodiments provide an integrated multi-color light emitting device (e.g., a light emitting diode ("LED")) with a hybrid crystal structure and methods for making the same. Various embodiments may provide an integrated hybrid crystal Light Emitting Diode ("LED") display device that may emit red, green, and blue colors on a single wafer. The various embodiments may provide double-sided hetero crystal growth with hexagonal wurtzite Ill-Nitride compound semiconductor on one side of (0001) c- plane sapphire media and cubic zinc-blended ΠΙ-V or Π-VI compound semiconductor on the opposite side of c-plane sapphire media. In various embodiments the c-plane sapphire media may be a bulk single crystalline c-plane sapphire wafer, a thin free standing c-plane sapphire layer, or crack-and-bonded c-plane sapphire layer on any substrate. In various embodiments the bandgap energies and lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor. In various embodiments the bandgap energy and lattice constant may be engineered by changing the alloy composition within the cubic group IV, group IH-V, and group II-VI semiconductors and within the hexagonal ΠΙ-Nitrides.
[0006] These and other features, advantages, and objects of the present invention will be further understood and appreciated by those skilled in the art by reference to the following specification, claims, and appended drawings.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
[0007] The accompanying drawings, which are incorporated herein and constitute part of this specification, illustrate exemplary embodiments of the invention, and together with the general description given above and the detailed description given below, serve to explain the features of the invention.
[0008] Figure 1 illustrates a double sided hetero crystal structure with the hexagonal wurtzite AlGalnN structure on one side of the c-plane sapphire and the cubic zinc blende ΙΠ-V or II-VI compound semiconductor, such as AlGalnP or AlGalnAs on the other side of the c-plane sapphire;
[0009] Figures 2A and 2B show the two distinct bandgap engineering diagrams in which the bandgap energies and the lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor;
[0010] Figure 3 is a process flow diagram illustrating an embodiment method for fabricating a double sided hybrid crystal IH-V II-VI and ΙΠ-Nitride compound semiconductor wafer and integrated multi-color light emitting device;
[0011] Figure 4 is multi-layer diagram of a double sided hybrid crystal III-V II-VI and ΙΠ-Nitride compound semiconductor wafer according to an embodiment;
[0012] Figure 5 is a fabricated device structure and circuit diagram for multi-color light emitting pixels according to an embodiment;
[0013] Figure 6 is multi-layer diagram of a double sided hybrid crystal III-V/II-VI and ΠΙ-Nitride compound semiconductor wafer according to another embodiment; and
[0014] Figure 7 is a fabricated device structure and circuit diagram for multi-color light emitting pixels according to another embodiment.
DETAILED DESCRIPTION OF THE INVENTION
[0015] For purposes of description herein, it is to be understood that the specific devices and processes illustrated in the attached drawings, and described in the following specification, are simply exemplary embodiments of the inventive concepts defined in the appended claims. Hence, specific dimensions and other physical characteristics relating to the embodiments disclosed herein are not to be considered as limiting, unless the claims expressly state otherwise.
[0016] The word "exemplary" is used herein to mean "serving as an example, instance, or illustration." Any implementation described herein as "exemplary" is not necessarily to be construed as preferred or advantageous over other implementations.
[0017] The various embodiments will be described in detail with reference to the accompanying drawings. Wherever possible, the same reference numbers will be used
throughout the drawings to refer to the same or like parts. References made to particular examples and implementations are for illustrative purposes, and are not intended to limit the scope of the invention or the claims.
[0018] Recently, a noble rhombohedral super hetero epitaxy technology has been developed that can grow the (111) oriented single crystalline cubic semiconductors, such as silicon germanium (SiGe), aluminum gallium indium phosphide (AlGalnP), and aluminum gallium indium arsenide (AlGalnAs), on a (0001) c-plane of trigonal substrate, such as a sapphire (AI2O3) wafer. Examples of relevant epitaxial technologies are described in U.S. Patent No. 7,341,883 issued March 11, 2008 entitled "SILICON GERMANIUM SEMICONDUCTIVE ALLOY AND METHOD OF FABRICATING SAME", U.S. Patent No.7,514,726 issued April 7, 2009 entitled "GRADED INDEX SILICON GERANIUM ON LATTICE MATCHED SILICON GERANIUM SEMICONDUCTOR ALLOY", U.S. Patent No. 7,558,371 issued July 7, 2009 entitled "METHOD OF GENERATING X-RAY DIFFRACTION DATA FOR INTEGRAL DETECTION OF TWIN DEFECTS IN SUPER-HETERO-EPITAXIAL MATERIALS", U.S. Patent No. 7,769,135 issued August 3, 2010 entitled "X-RAY DIFFRACTION WAFER MAPPING METHOD FOR RHOMBOHEDRAL SUPER-HETERO- ΕΡΓΓΑΧΥ", U.S. Patent No. 8,226,767 issued July 24, 2012 entitled "HYBRID
BANDGAP ENGINEERING FOR SUPER-HETERO-EPITAXIAL SEMICONDUCTOR MATERIALS, AND PRODUCTS THEREOF", and U.S. Patent No. 8,257,491 entitled "RHOMBOHEDRAL CUBIC SEMICONDUCTOR MATERIALS ON TRIGONAL SUBSTRATE WITH SINGLE CRYSTAL PROPERTIES AND DEVICES BASED ON SUCH MATERIALS", the entire contents of all of which are hereby incorporated by reference in their entireties.
[0019] The various embodiments provide an integrated multi-color light emitting device (e.g., a light emitting diode ("LED")) with a hybrid crystal structure and methods for making the same. Various embodiments may provide an integrated hybrid crystal Light Emitting Diode ("LED") display device that may emit red, green, and blue colors on a single wafer. The various embodiments may provide double-sided hetero crystal growth with hexagonal wurtzite ΙΠ-Nitride compound semiconductor on one side of (0001) c- plane sapphire media and cubic zinc-blended UJ-V or II- VI compound semiconductor on the opposite side of c-plane sapphire media. In various embodiments the c-plane sapphire
media may be a bulk single crystalline c-plane sapphire wafer, a thin free standing c-plane sapphire layer, or crack-and-bonded c-plane sapphire layer on any substrate. In various embodiments the bandgap energies and lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor. In various embodiments the bandgap energy and lattice constant may be engineered by changing the alloy composition within the cubic group IV, group ni-V, and group II- VI semiconductors and within the hexagonal Ill-Nitrides.
[0020] The various embodiments may be an extension of the double sided hetero crystal growth with the hexagonal wurtzite Ill-Nitride compound semiconductor on one side of (0001) c-plane sapphire media and cubic zinc-blende ΙΠ-V or Π-VI compound semiconductor on the opposite side of c-plane sapphire media as shown in Figure 1.
Figure 1 illustrates a double sided hetero crystal structure with the hexagonal wurtzite structure 102, such as a hexagonal wurtzite AlGalnN structure, on one side of the c-plane sapphire 101 and the cubic zinc blende III-V or II-VI compound semiconductor 103, such as AlGalnP or AlGalnAs, on the other side of the c-plane sapphire 101. In various embodiments, the c-plane sapphire 101 media may be a bulk single crystalline c-plane sapphire wafer, a thin free standing c-plane sapphire layer, or crack-and-bonded c-plane sapphire layer on any substrate.
[0021] Figures 2A and 2B show the two distinct bandgap engineering diagrams in which the bandgap energies and the lattice constants of the compound semiconductor alloys may be changed by mixing different amounts of ingredients of the same group into the compound semiconductor. Figures 2A and 2B show the change of the bandgap energy and lattice constants of the compound semiconductor alloy mixed from each pure compound semiconductor. Four classes of materials are shown; cubic crystals include Group IV (Si, Ge, C), Group III-V (GaAs, AlAs, InAs, GaP, A1P, InP ...), and Group II- VI ( ZnSe, CdS, HgTe ...). Hexagonal crystals may include Group Ill-Nitride (GaN, A1N, InN). For example, GaAs and InAs may be mixed to form Gai-KInxAs alloy that may match the lattice constant of InP and the bandgap energy of 1.55 micrometer wavelength as marked as (i) in Figure 2A. The bandgap energy and lattice constant engineering by changing the alloy composition within the cubic group IV, group III-V, and group II-VI semiconductors and within the hexagonal ΠΙ-Nitrides may be studied with a linear and quadratic approximation (bowing parameter).
[0022] Although some of the cubic II- VI compound semiconductors could reach high energy near 3.8 eV with ZnS, the defect and auto-compensation of p-type dopants in these materials may hinder the efficient blue light emission from Π-VI LED devices. Cubic ΙΠ-
V compound semiconductor materials may have lower energy than 2.5eV so that these materials may only emit IR, red, orange, yellow, and slightly yellowish green lights. ΠΙ-V LEDs may not emit the blue, purple, and UV lights. On the other hand, the hexagonal III- nitride compound semiconductor may emit high energy lights such as green, blue, purple, and UV but may not emit the red and IR lights.
[0023] The various embodiments overcome the difficulties in the integration of these two different kinds of crystal structure materials through the use of rhombohedral hybrid epitaxy technology which may be guided by two new innovative X-ray diffraction characterization methods. The various embodiments may provide methods for integrating Ill-nitride layers on one side of the c-plane sapphire and [111] oriented rhombohedral ΙΠ-
V or Π-VI compound semiconductor layers on the other side of the same sapphire wafer.
[0024] Figure 3 is a process flow diagram illustrating an embodiment method 300 for fabricating a double sided hybrid crystal ΙΠ-V/II-VI and Ill-Nitride compound semiconductor wafer and integrated multi-color light emitting device. Example double sided hybrid crystal III-V II-VI and ΙΠ-Nitride compound semiconductor wafers that may be fabricated by the operations of method 300 are illustrated in Figures 4 and 6 discussed further below, and example integrated multi-color light emitting devices (e.g., LEDs) that may be fabricated by the operations of method 300 are illustrated in Figures 5 and 7 discussed further below.
[0025] In block 302 a c-plane sapphire wafer may be provided and prepared for epitaxial growth. For example, the c-plane sapphire wafer may be degreased and cleaned in preparation for epitaxial growth.
[0026] In an optional embodiment, in optional block 304 a heat absorbing layer may be deposited on the first side of the c-plane sapphire wafer. As examples, the heat absorbing layer may be carbon or titanium. The heat absorbing layer may be optional if the sapphire wafer can be heated by direct contact with a clean heater element or direct e- beam heating. Alternatively, the heat absorbing layer may be required for high vacuum processes.
[0027] In block 306 the substrate of the c-plane sapphire wafer may be heated to a selected temperature and epitaxial layers of A1N, GaN, InN, AlGaN, InGaN, and/or AlGalnN with proper dopants may be grown in selected layer structures on the second side of the c-plane sapphire wafer. The selected temperature may be a temperature and/or temperature range, such as a temperature and/or temperature range from about 800°C to about 1200eC, a temperature and/or temperature range from about 70QCC to about 1000°C, and or a temperature and/or temperature range from about 500°C to about 900eC. The selected layer structures may be structures designed to fabricate efficient LED structures, such as various p-type layers, intrinsic layers, and n-type layers. As examples, one or more p-type layer may be grown comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN doped with a p-type dopant, such as magnesium, one or more n-type layer may be grown comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN doped with a n-type dopant, such as silicon, and one or more intrinsic layer may be grown comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN. Intrinsic layers may not need any dopants. The selected layer structures may be various combinations of various numbers of n-type layers, p-type layers, and intrinsic layers extending from the second side of the c-plane sapphire wafer. As examples, extending from the second side of the c-plane sapphire wafer, the selected layer structures may be a series of n-i-p-i-n layers, a series of p-i-n-i-p layers, a series of n-i-p layers, a series of p-i-n layers, etc. In various embodiments, dopants for the various layers may be inserted during layer growth, ion implantation, or through a dopant diffusion drive-in process. In some embodiments, in optional block 308 proper and/or additional dopants may be provided to the layers.
[0028] Once all of the Ill-Nitride layers are fabricated, in block 310 protective layer, such as silicon oxide, silicon nitride, A1N, or A Oi, may be deposited over the Ill-Nitride layers. The protective layer may seal and isolate the relatively delicate Ill-Nitride layers during the following III-V or II- VI semiconductor fabrication processes.
[0029] In an optional embodiment in which an optional heat absorbing layer was deposited on the first side of the c-plane sapphire wafer, in optional block 312 the heat absorbing layer on the first side of the c-plane sapphire wafer may be removed. For example, the heat absorbing layer may be removed by etching, such as wet etching, plasma etching, reactive ion etching, etc., or by chemical mechanical polishing ("CMP").
[0030] In block 314 the first side of the c-plane sapphire wafer may be prepared for rhombohedral ΠΙ-V or II- VI epitaxy growth and rhombohedrally aligned III-V or II-VI compound semiconductor layers in selected layer structures may be grown on the first side of the c-plane sapphire wafer. The selected layer structures may be structures designed to fabricate efficient LED structures, such as various p-type layers, intrinsic layers, and n- type layers, for low energy light emitting devices, such as IR, red, orange, yellow, and green LEDs. As examples, one or more p-type Iayer(s) may be grown comprised of AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAlPAs, AlGalnPAs, AlPAs, InP As, or GaPAs doped with a p-type dopant, such as magnesium, one or more n-type layer(s) may be grown comprised of AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAlPAs, AlGalnPAs, AlPAs, InP As, or GaPAs doped with a n-type dopant, such as silicon, and one or more intrinsic layer(s) may be grown comprised of AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAlPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs. Intrinsic layers may not need any dopants. The selected layer structures may be various combinations of various numbers of n-type layers, p-type layers, and or intrinsic layers extending from the first side of the c- plane sapphire wafer. As examples, extending from the first side of the c-plane sapphire wafer, the selected layer structures may be a series of n-i-p layers, a series of p-i-n layers, a series of p-i-n-i-p layers, a series of n-i-p-i-n layers, a series of p-n layers, a series of n-p layers, etc. In various embodiments, dopants for the various layers may be inserted during layer growth, ion implantation, or through a dopant diffusion drive-in process. In some embodiments, in optional block 316 proper and/or additional dopants may be provided to the layers.
[0031] Once all the rhombohedral III-V or II-VI layers are fabricated, in block 18 a protective layer, such as silicon oxide, silicon nitride, A1N, or AI2O3, may be deposited over the rhombohedral ΙΠ-V or II-VI layers. The protective layer may seal and isolate the relatively delicate rhombohedral ΙΠ-V or II-VI layers from the environment and during any further fabrication processes. The operations through block 318 may produce a double sided hybrid crystal ΙΠ-V II-VI and HI-Nitride compound semiconductor wafer.
[0032] In order to make a full multi-wavelength light emitting device, each protective layer may have to be removed by a masked etching process to define one or more device areas on the wafer. In block 320 the protective layer may be removed from the Ill-Nitride layers, device areas may be formed on the ΠΙ-Nitride layers, and electrodes may be formed on the ΠΙ-Nitride layers to fabricate a Ill-Nitride LED device structure on the second side of the c-plane sapphire wafer. The protective layer may be removed and the device areas defined by masked etching. Metal or transparent electrodes (e.g., Indium Tin Oxide (ITO) electrodes) may be formed to create a contact area to deliver positive (+) and negative (-) voltages and current. The protective layer over the III-V or II- VI layers may remain in place while the ΙΠ-Nitride LED device structure is fabricated.
[0033] In block 322 a protective layer may be deposited over the ΙΠ-Nitride LED device structure. In block 324 the protective layer may be removed from the
rhombohedral ΙΠ-V or II- VI layers, device areas may be formed on the rhombohedral ΠΙ- V or II-VI layers, and electrodes may be formed on rhombohedral ΠΙ-V or Π-VI layers to fabricate a III-V or II-VI LED device structure on the first side of the c-plane sapphire wafer. The protective layer may be removed and the device areas defined by masked etching. Metal or transparent electrodes (e.g., ITO electrodes) may be formed to create a contact area to deliver positive {+) and negative (-) voltages and current
[0034] By depositing, patterning, and removing materials through the standard lithography process, the integrated multi-wavelength light emitting devices may be formed. One pixel may be made of red, green, and blue LEDs from the double sides of the sapphire wafer, such as IR, R, G, B, or Red, Yellow, Green, and Blue. Multiple arrays of these pixels may be used to make a flat panel display or a projector panel.
[0035] In an embodiment, the operations of blocks 302-324 may be performed in a continuous process to produce an integrated multi-color light emitting device (e.g., an
LED). In another embodiment, the operations of blocks 302-318 may be wafer fabrication operations performed independent of the operations of blocks 320-324 which may be device fabrication operations. For example, the wafer fabrication operations of blocks 302-318 may be performed during a wafer manufacturing process to produce a double sided hybrid crystal ΠΙ-V/II-VI and Ill-Nitride compound semiconductor wafer that may be sold into the industrial commercial market. The double sided hybrid crystal ΙΠ-V/II-VI and Ill-Nitride compound semiconductor wafer may be purchased by a customer and the
operations of blocks 320-324 may be performed during a device manufacturing process to produce an integrated multi-color light emitting device (e.g., an LED).
[0036] In an embodiment, the sequence of operations of method 300 may be exchanged, such that the operations for rhombohedral III-V or Π-VI layer formation may be performed first and the operations for ΙΠ -Nitride layer formation may be performed second. However, performing Ill-Nitride layer formation first may be advantageous because the typical growth temperature for ΙΠ-V or II- VI semiconductors may be lower than that of ΙΠ-Nitride semiconductor growth.
[0037] Figure 4 shows one type of an integrated multi wavelength light emitting device 400 made with a hybrid crystal according to an embodiment The device 400 may be a double sided hybrid crystal III-V II-VI and Ill-Nitride compound semiconductor wafer including a hexagonal structure 102 on one side of a c-plane sapphire 101 and a III- V or II- VI compound semiconductor 103 on an opposite side as described above with reference to FIG. 1. In this configuration, green and blue lights are generated in the ΓΠ- Nitride semiconductor layer (comprising layers 404, 406, 408, 410, and 412), and the red light is generated in the rhombohedral III-V / II-VI semiconductor layer (comprising layers 414, 416, and 418). An n-type layer 404 or 412 (e.g., n-type layers comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN) provides electrons into the intrinsic or low- doped layer 406 or 410 (e.g., intrinsic or low-doped layers comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN) which has a lower conduction band when a voltage is applied. A p-type layer 408 (e.g., p-type layer comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN) in the middle provides holes into the intrinsic or low-doped layer 406 and/or 410 which has higher valence band when a voltage is applied. The two intrinsic or low doped layers 406 and 410 may have optimized contents of indium, gallium, and aluminum, to change their bandgap energies to that of blue and green photons, individually. For example, the alloy composition of the intrinsic or low doped layer 406 may be selected to bring the bandgap energy to that of the green photon (e.g., wavelength of 500-590 nanometers (nm)) and the alloy composition of the intrinsic or low doped layer 410 may be selected to bring the bandgap energy to that of the blue photon (e.g., wavelength of 400-500 nm). The accumulated electrons and holes in each intrinsic or low doped layer 406 and 410 easily recombine and emit the blue and green lights. A
protection layer or transparent electrode 420 may be present on the outside surface of the Ill-Nitride semiconductor layer.
[0038] Although Figure 4 shows a (Surface) n-i-p-i-n (Sapphire) structure of doping, other variation of layer structures can work. For example, (Surface) p-i-n-i-p (Sapphire) structure can work as well. Variations of these layers are also possible by inserting intrinsic or low doped A1N as a barrier layer such as [1] (Surface) p-GaN / i-GalnN / n- GaN / AIN (as an electric barrier) / p-GaN / i-InGaN / n-GaN / c-plane Sapphire
(Substrate) or [2] (Surface) p-GaN / i-GalnN / n-GaN / AIN (as an electric barrier) / n- GaN i-InGaN / p-GaN / c-plane Sapphire (Substrate).
[0039] The rhombohedral 1II-V or Π-VI LED structure (comprising layers 414, 416, and 18) may be made on the opposite side of sapphire 402. From the sapphire side, n- type layer 414 (e.g., a n-type layer comprising AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAlPAs, AlGalnPAs, AlPAs, JhPAs, or GaP As) provides electrons into the intrinsic or low-doped layer 416 (e.g., an intrinsic or low-doped layer comprising AlGaP, InGaP,
InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAlPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs) while p-type layer 418 (e.g., a p-type layer comprising AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAlPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs) on the backside provides holes into the intrinsic or low-doped layer 416. The accumulated electrons and holes recombine and emit the red lights. Similarly, variations of these structures also work such as n-i-p LED, p-i-n LED, or p-n LED, n-p LED structures. The intrinsic or low doped layer 416 may have optimized contents of indium, gallium, and aluminum, to change the bandgap energy to that of red photons. For example, the alloy composition of the intrinsic or low doped layer 416 may be selected to bring the bandgap energy to that of the red photon (e.g., wavelength of 590 - 700 nm). The thickness and alloy composition of the intrinsic or low-doped layers (e.g., intrinsic or low doped layers 406, 410, and 416) may be selected such that the narrowest relative bandgap energy may be at the intrinsic or low-doped layer (e.g., 416) emitting red photons and the widest relative bandgap energy may be at the intrinsic or low-doped layer (e.g., 410) emitting blue photons. If the thickness and alloy composition of intrinsic or low-doped layers (e.g., layers 406, 410, and 416) are critically controlled, a quantum well
with discrete energy levels inside the layer may be formed. This may enhance the light emission efficiency. The variation of structure with a quantum well LED, multiple quantum well, graded indexed channeled LED, and stepped LED structure may also be formed in this hybrid crystal LED.
[0040] Figure S shows the fabricated multi-wavelength integrated hybrid light emitting device S00 after all the post multilayer wafer processes including ITO deposit, lithography, etching, and metallization. For example, a Blue LED circuit and Green LED circuit may be formed by removing a middle portion of layers 12, 410, 408, and 406 to create two separate columns extending from the layer 404. One column of layers 412, 410, 408a, and 406a may be capped with a transparent electrode 420a to form the Blue LED. The other column may have the layers 412 and 410 removed leaving the layers 408b and 406b extending from the layer 404 which may be capped with a separate transparent electrode 420b to form the Green LED. The rhombohedral HI-V or Π-VI LED structure may not have material removed and may be capped with a metal electrode 422 to form the Red LED. Each circuit may drive the Red LED, Green LED, and Blue LED separately. The Ill-Nitride and sapphire may be transparent to the red light so that the red light from the backside of the wafer may propagate to the front surface of the wafer. Transparent electrodes such as ITO or thin Graphene are used on the front side electrodes 420a and 420b. Typical pixels 506, 504, and 502 may be made with the Red, Green, and Blue LEDs, respectively. More complex pixels may be formed with IR, R, G, and B. Different pixel color configurations may be made with selections from IR, Red, Orange, Yellow, Green, Blue, Purple, and UV. The array of the pixels may be used to build various devices, including a flat panel display, outdoor display, a projector panel, a scanner light source, or scientific optical instruments.
[0041] Figures 6 and 7 show another embodiment of an integrated multi-wavelength lighting device in which the green and red lights may be generated inside the
rhombohedral ΙΠ-V or II- VI layers. Figure 6 shows an integrated multi wavelength light emitting device 600 made with a hybrid crystal according to an embodiment. The device 600 may be a double sided hybrid crystal ΠΙ-V II-VI and ΙΠ-Nitride compound semiconductor wafer including a hexagonal structure 102 on one side of a c-plane sapphire 101 and a ΠΙ-V or II-VI compound semiconductor 103 on an opposite side as described above with reference to FIG. 1. AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs,
InGaAs, InAlAs, AlGalnAs, AIAs, InAs, GaAs, AlGaPAs, InGaPAs, InAIPAs,
AlGalnPAs, AlPAs, InPAs, or GaPAs may be used to make green, yellow, orange, and red colors. In the configuration illustrated in FIG. 6, only blue lights may be generated in the Ill-Nitride semiconductor layer (comprising layers 604, 606, and 608), and the green and red light may be generated in the rhombohedral ΠΙ-V / II- VI semiconductor layer (comprising layers 610, 612, 614, 16, and 618). A protection layer or transparent electrode 620 may be present on the outside surface of the ΙΠ-Nitride semiconductor layer and a protection layer or metal electrode 622 may be present on the outside surface of the rhombohedral III-V / Π-VI semiconductor layer.
[0042] An n-type layer 604 (e.g., n-type layers comprised of AlGaN, InGaN,
AlGalnN, A1N, InN, or GaN) may provide electrons into the intrinsic or low-doped layer 606 (e.g., intrinsic or low-doped layers comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN) which has a lower conduction band when a voltage is applied. A p-type layer 608 (e.g., p-type layers comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN) in the middle provides holes into the intrinsic or low-doped layer 606 which has higher valence band when a voltage is applied. The accumulated electrons and holes in intrinsic or low- doped layer 606 easily recombine and emit the blue light.
[0043] The rhombohedral III-V or II- VI LED structure (comprising layers 610, 612, 614, 616, and 618) may be made on the opposite side of sapphire 602. From the sapphire side, p-type layer 10 (e.g., a p-type layer comprising AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AIAs, InAs, GaAs, AlGaPAs, InGaPAs, InAIPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs) provides holes into the intrinsic or low-doped layer 612 (e.g., an intrinsic or low doped layer comprising AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAIPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs) while from the lower surface side p-type layer 618 (e.g., a p-type layer comprising AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AIAs, InAs, GaAs, AlGaPAs, InGaPAs, InAIPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs) provides holes into the mtrinsic or low-doped layer 616. The n-type layer 614 (e.g., a n-type layer comprising AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AIAs, InAs, GaAs, AlGaPAs, InGaPAs, InAIPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs) on the backside provides electrons into the intrinsic or low-doped layers 612 and 616. The
accumulated electrons and holes recombine and emit the red and green lights. In this manner, in device 600 illustrated in Figure 6, green and red lights are made by two different rhombohedral intrinsic or low-doped layers and blue light is made by hexagonal intrinsic or low-doped layer. The intrinsic or low doped layer 616 may have optimized contents of indium, gallium, and aluminum, to change the bandgap energy to that of red photons, the intrinsic or low doped layer 612 may have optimized contents of indium, gallium, and aluminum, to change the bandgap energy to that of green photons, and the intrinsic or low doped layer 606 may have optimized contents of indium, gallium, and aluminum, to change the bandgap energy to that of blue photons. For example, the alloy composition of the intrinsic or low doped layer 61 may be selected to bring the bandgap energy to that of the red photon (e.g., wavelength of 580-700 nm), the alloy composition of the intrinsic or low doped layer 612 may be selected to bring the bandgap energy to that of the green photon (e.g., wavelength of 500-580 nm), and the alloy composition of the intrinsic or low doped layer 606 may be selected to bring the bandgap energy to that of the blue photon (e.g., wavelength of 400-500 nm). The thickness and alloy composition of the intrinsic or low-doped layers (e.g., intrinsic or low doped layers 606, 612, and 616) may be selected such that the narrowest relative bandgap energy may be at the intrinsic or low- doped layer (e.g., 616) emitting red photons and the widest relative bandgap energy may be at the intrinsic or low-doped layer (e.g., 606) emitting blue photons.
[0044] In device 700 of Figure 7, while blue light is generated in the hexagonal intrinsic or low-doped layer (e.g., a i-AlGalnN layer), green and red lights are generated by two intrinsic or low-doped layers (e.g., i-AlGalnP layers) with different alloy compositions and thicknesses. Figure 7 shows the fabricated multi-wavelength integrated hybrid light emitting device 700 after all the post multilayer wafer processes including ITO deposit, lithography, etching, and metallization. For example, a Blue LED circuit may be formed by capping the HI-Nitride semiconductor layer with a transparent electrode 620, the ffl-Nitride semiconductor layer may not have material removed. The Red LED circuit and Green LED circuit may be formed by removing portions of layers 618 and 616 to create a column extending from the layer 14. The column of the remaining portions of layers 618 and 616 may be capped with a metal electrode 622b to form the Red LED. A metal electrode 622a separate from the column of layers 618 and 616 may be formed on the layer 614 which may form the Green LED. Each circuit may drive the Red LED,
Green LED, and Blue LED separately. The Ill-Nitride and sapphire may be transparent to the red light and green light so that the red and green light from the backside of the wafer may propagate to the front surface of the wafer. Typical pixels 706, 704, and 702 may be made with the Red, Green, and Blue LEDs, respectively.
[0045] The working principles and device structure variations of devices 600 and 700 may be similar to those described above with reference to Figures 4 and 5.
[0046] In various embodiments, the wafer layer and device structures shown in the Figures 4, 5, 6 and 7 may work as integrated photon detectors as well. The typical photon detector has p-i-n structures. The photon detectors absorb light and generate electric current and voltage that may be an opposite operation to the light emitting device operations described above.
[0047] The preceding description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the following claims and the principles and novel features disclosed herein.
[0048] All cited patents, patent applications, and other references are incorporated herein by reference in their entirety. However, if a term in the present application contradicts or conflicts with a term in the incorporated reference, the term from the present application takes precedence over the conflicting term from the incorporated reference.
[0049] AH ranges disclosed herein are inclusive of the endpoints, and the endpoints are independently combinable with each other. Each range disclosed herein constitutes a disclosure of any point or sub-range lying within the disclosed range.
[0050] The use of the terms "a" and "an" and "the" and similar referents in the context of describing the invention (especially in the context of the following claims) are to be construed to cover both the singular and the plural, unless otherwise indicated herein or clearly contradicted by context. "Or" means "and/or." As used herein, the term "and or" includes any and all combinations of one or more of the associated listed items. As also used herein, the term "combinations thereof includes combinations having at least one of the associated listed items, wherein the combination can further include additional, like
non-listed items. Further, the terms "first," "second," and the like herein do not denote any order, quantity, or importance, but rather are used to distinguish one element from another. The modifier "about" used in connection with a quantity is inclusive of the stated value and has the meaning dictated by the context (e.g., it includes the degree of error associated with measurement of the particular quantity).
[0051] Reference throughout the specification to "another embodiment", "an
embodiment", "exemplary embodiments", and so forth, means that a particular element (e.g., feature, structure, and/or characteristic) described in connection with the embodiment is included in at least one embodiment described herein, and can or cannot be present in other embodiments. In addition, it is to be understood that the described elements can be combined in any suitable manner in the various embodiments and are not limited to the specific combination in which they are discussed.
[0052] This written description uses examples to disclose the invention, including the best mode, and also to enable any person skilled in the art to make and use the invention. The patentable scope of the invention is defined by the claims, and can include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims if they have structural elements that do not differ from the literal language of the claims, or if they include equivalent structural elements with insubstantial differences from the literal language of the claims.
Claims
1. A double sided hybrid crystal ΠΙ-V/H-VI and Hi-Nitride compound semiconductor device comprising:
a trigonal sapphire layer;
a hexagonal ΙΠ-Nitride structure grown from a first side of the trigonal sapphire layer; and
a rhombohedral Hl-V or II- VI structure grown from a second side of the trigonal sapphire layer.
2. The device of claim 1, wherein the trigonal sapphire layer is a (0001) c-plane sapphire layer.
3. The device of claim 2, wherein the (0001) c-plane sapphire layer is selected from the group consisting of a bulk single crystalline c-plane sapphire wafer, a thin free standing c- plane sapphire layer, and a crack-and-bonded c-plane sapphire layer on a substrate.
4. The device of claim 2, wherein:
the hexagonal Ill-Nitride structure comprises at least a first p-type layer and at least a first n-type layer both comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN; and
me rhombohedral ΙΠ-V or II- VI structure comprises at least a second p-type layer and at least a second n-type layer comprised of AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAlPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs.
5. The device of claim 4, wherein:
the hexagonal Hi-Nitride structure further comprises at least a first intrinsic layer comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN separating the first p-type layer and the first n-type layer; and
the rhombohedral III-V or II- VI structure further comprises at least a second intrinsic layer comprised of AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs,
InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, IhAlPAs,
AlGalnPAs, AlPAs, InPAs, or GaPAs separating the second p-type layer and the second n-type layer.
6. The device of claim 5, wherein:
the first n-type layer separates the first intrinsic layer and the (0001) c-plane sapphire layer; and
the second n-type layer separates the second intrinsic layer and the (0001) c-plane sapphire layer.
7. The device of claim 6, wherein the hexagonal Hi-Nitride structure further comprises a third intrinsic layer formed on a side of the first p-type layer extending away from the (0001) c-plane sapphire layer and a third n-type layer formed on a side of the third intrinsic layer extending away from the first p-type layer.
8. The device of claim 7, wherein:
the first intrinsic layer comprises a first intrinsic layer first portion and a first intrinsic layer second portion;
the first p-type layer comprises a first p-type layer first portion and a first p-type layer second portion;
the first intrinsic layer first portion, the first p-type layer first portion, the third intrinsic layer, the third n-type layer, and a first transparent electrode comprise a first column extending from the first n-type layer away from the (0001) c-plane sapphire layer; the first intrinsic layer second portion, the first p-type layer second portion, and a second transparent electrode comprise a second column extending from the first n-type layer away from the (0001) c-plane sapphire layer and separate from the first column; the first transparent electrode, the third n-type layer, the third intrinsic layer, and the first p-type layer first portion comprise a blue LED circuit;
the second transparent electrode, the first p-type layer second portion, the first intrinsic layer second portion, and the first n-type layer comprise a green LED circuit; and the second n-type layer, the second intrinsic layer, the second p-type layer, and a metal electrode comprise a red LED circuit.
9. The device of claim 5, wherein:
the first n-type layer separates the first intrinsic layer and the (0001) c-plane sapphire layer; and
the second p-type layer separates the second intrinsic layer and the (0001 ) c-plane sapphire layer.
10. The device of claim 9, wherein the rhombohedral ΠΙ-V or II-VI structure further comprises a third intrinsic layer formed on a side of the second n-type layer extending away from the (0001) c-plane sapphire layer and a third p-type layer formed on a side of the third intrinsic layer extending away from the second n-type layer.
11. The device of claim 10, wherein:
the third p-type layer, the third intrinsic layer, and a first metal electrode comprise a column extending from the second n-type layer away from the (0001) c-plane sapphire layer;
a second metal electrode formed on a side of the second n-type layer away from the (0001) c-plane sapphire layer and separate from the column;
the first metal electrode, the third p-type layer, the third intrinsic layer, and the second n-type layer comprise a red LED circuit;
the second metal electrode, the second n-type layer, the second intrinsic layer, and the second p-type layer comprise a green LED circuit; and
the first n-type layer, the first intrinsic layer, the first p-type layer, and a transparent electrode comprise a blue LED circuit.
12. A method of making a double sided hybrid crystal III-V/II-VI and III-Nmide compound semiconductor device, the method comprising:
providing a (0001) c-plane sapphire wafer;
growing epitaxial ΠΙ-Nitride layer structures on a second side of the (0001) c-plane sapphire wafer;
depositing a first protective layer over the Ill-Nitride layer structures;
growing epitaxial rhombohedral ΙΠ-V or II- VI compound semiconductor layer structures on a first side of the (0001) c-plane sapphire wafer; and
depositing a second protective layer over the rhombohedral ΠΙ-V or II-VI compound semiconductor layer structures.
13. The method of claim 12, wherein:
the Ill-Nitride layer structures comprise at least a first p-type layer and at least a first n-type layer both comprised of AlGaN, InGaN, AlGalnN, A1N, InN, or GaN; and the rhombohedral III-V or Π-VI compound semiconductor layer structures comprise at least a second p-type layer and at least a second n-type layer comprised of AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs, InGaPAs, InAlPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs.
14. The method of claim 13, wherein:
the Ill-Nitride layer structures further comprise at least a first intrinsic layer comprised of AlGaN, InGaN, AlGalnN, AlN, InN, or GaN separating the first p-type layer and the first n-type layer; and
the rhombohedral ΙΠ-V or Π-VI compound semiconductor layer structures further comprise at least a second intrinsic layer comprised of AlGaP, InGaP, InAlP, AlGalnP, A1P, InP, GaP, AlGaAs, InGaAs, InAlAs, AlGalnAs, AlAs, InAs, GaAs, AlGaPAs,
InGaPAs, InAlPAs, AlGalnPAs, AlPAs, InPAs, or GaPAs separating the second p-type layer and the second n-type layer.
15. The method of claim 14, wherein the first protective layer and the second protective layer are comprised of silicon oxide, silicon nitride, AlN, or AI2O3.
16. The method of claim 14, further comprising heating the (0001) c-plane sapphire wafer to a temperature from 700°C to 1200°C prior to growing the Ill-Nitride layer structures.
17. The method of claim 16, further comprising:
depositing a heat absorbing layer on the first side of the (0001) c-plane sapphire wafer prior to heating the (0001) c-plane sapphire wafer; and
removing the heat absorbing layer on the first side of the (0001) c-plane sapphire wafer prior to growing the rhombohedral ΠΙ-V or II-VI compound semiconductor layer structures.
18. The method of claim 14, further comprising:
removing the first protective layer from the Ill-Nitride layer structures;
removing the second protective layer from the rhombohedral ΙΠ-V or Π-VI compound semiconductor layer structures; and
forming device areas and electrodes on the HI-Nitride layer structures and the rhombohedral ΙΠ-V or II- VI compound semiconductor layer structures to fabricate a Blue LED in the ΠΙ-Nitride layer structures; a Red LED in the rhombohedral UI-V or II-VI compound semiconductor layer structure, and a Green LED in the ΙΠ-Nitride layer structures or the rhombohedral III-V or II-VI compound semiconductor layer structures.
19. A method of making a double sided hybrid crystal ΠΙ-V II-VI and Ill-Nitride compound semiconductor device, the method comprising:
removing a first protective layer from epitaxial grown HI-Nn ide layer structures of a double sided hybrid crystal ΙΠ-V/II-VI and Ill-Nitride compound semiconductor wafer;
removing a second protective layer from epitaxial grown rhombohedral III-V or II-
VI compound semiconductor layer structures of the double sided hybrid crystal III-V II-VI and Ill-Nitride compound semiconductor wafer; and
forming device areas and electrodes on the Ill-Nitride layer structures and the rhombohedral ΙΠ-V or II-VI compound semiconductor layer structures to fabricate a Blue LED in the Ill-Nitride layer structures; a Red LED in the rhombohedral ΠΙ-V or II-VI compound semiconductor layer structure, and a Green LED in the ΙΠ-Nitride layer structures or the rhombohedral III-V or II-VI compound semiconductor layer structures.
20. The method of claim 19, further comprising forming an array of pixels including the Blue LED, Red LED, and Green LED in a flat panel display, outdoor display, a projector panel, a scanner light source, or scientific optical instrument.
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201361824017P | 2013-05-16 | 2013-05-16 | |
| US61/824,017 | 2013-05-16 | ||
| US14/279,614 US9455374B2 (en) | 2013-05-16 | 2014-05-16 | Integrated multi-color light emitting device made with hybrid crystal structure |
| US14/279,614 | 2014-05-16 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2014186731A1 true WO2014186731A1 (en) | 2014-11-20 |
Family
ID=51895104
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2014/038437 WO2014186731A1 (en) | 2013-05-16 | 2014-05-16 | Integrated multi-color light emitting device made with hybrid crystal structure |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US9455374B2 (en) |
| WO (1) | WO2014186731A1 (en) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9614026B2 (en) * | 2013-03-13 | 2017-04-04 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | High mobility transport layer structures for rhombohedral Si/Ge/SiGe devices |
| US11908841B2 (en) * | 2014-10-31 | 2024-02-20 | eLux, Inc. | Back emission display |
| JP6938468B2 (en) | 2015-09-08 | 2021-09-22 | マサチューセッツ インスティテュート オブ テクノロジー | Systems and methods for graphene-based layer transfer |
| US10651034B2 (en) * | 2016-03-30 | 2020-05-12 | U.S.A. As Represented By The Administrator Of The National Aeronautics And Space Administration | Thermal absorption coating on sapphire for epitaxial process |
| WO2018089444A1 (en) | 2016-11-08 | 2018-05-17 | Massachusetts Institute Of Technology | Systems and methods of dislocation filtering for layer transfer |
| JP2020508582A (en) * | 2017-02-24 | 2020-03-19 | マサチューセッツ インスティテュート オブ テクノロジー | Method and apparatus for vertically stacked multicolor light emitting diode (LED) displays |
| DE102018101086A1 (en) * | 2018-01-18 | 2019-07-18 | Osram Opto Semiconductors Gmbh | EPITOXIC CONVERSION ELEMENT, METHOD FOR PRODUCING AN EPITACTIC CONVERSION ELEMENT, RADIATION-EMITTING RGB UNIT AND METHOD FOR PRODUCING A RADIATION-EMITTING RGB UNIT |
| CN108807588B (en) * | 2018-06-15 | 2020-12-01 | 杭州国翌科技有限公司 | Single-chip n-i-p-i-n type wide spectrum photoelectric detector |
| CN109786517B (en) * | 2019-01-25 | 2020-05-15 | 京东方科技集团股份有限公司 | Light-emitting structure, light-emitting diode and preparation method thereof |
| JP7134338B2 (en) * | 2019-04-05 | 2022-09-09 | 三菱電機株式会社 | Semiconductor light-receiving element and semiconductor light-receiving element manufacturing method |
| GB202013414D0 (en) | 2020-08-27 | 2020-10-14 | Ams Sensors Singapore Pte Ltd | Light replication/retransmission apparatus and method |
| EP4086975A1 (en) * | 2021-05-07 | 2022-11-09 | Excellence Opto. Inc. | Flip-chip light-emitting diode structure capable of emitting trichromatic spectrum and manufacturing method thereof |
| US11527562B1 (en) * | 2021-06-23 | 2022-12-13 | Aeluma, Inc. | Photodetector module comprising emitter and receiver |
| CN113948604A (en) * | 2021-10-18 | 2022-01-18 | 中国科学院长春光学精密机械与物理研究所 | Three-dimensional structure high-gain AlGaN solar blind ultraviolet detector and preparation method thereof |
| CN114373813A (en) * | 2021-12-14 | 2022-04-19 | 华南理工大学 | Chip for visible light communication and preparation method and application thereof |
| CN114373814A (en) * | 2021-12-14 | 2022-04-19 | 华南理工大学 | Photoelectric detector chip and preparation method and application thereof |
| US20230197866A1 (en) * | 2021-12-16 | 2023-06-22 | Attollo Engineering, LLC | Electron-photon barrier in photodetectors |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050087746A1 (en) * | 2003-10-22 | 2005-04-28 | Olga Kryliouk | Group III-nitride on Si using epitaxial BP buffer layer |
| US20070069195A1 (en) * | 2005-09-27 | 2007-03-29 | United States Of America As Represented By The Administrator Of The Nasa | Silicon germanium semiconductive alloy and method of fabricating same |
| US20090103680A1 (en) * | 2007-10-18 | 2009-04-23 | U.S.A As Represented By The Administrator Of The National Aeronautics And Space Administration | Method Of Generating X-Ray Diffraction Data For Integral Detection Of Twin Defects In Super-Hetero-Epitaxial Materials |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7045375B1 (en) | 2005-01-14 | 2006-05-16 | Au Optronics Corporation | White light emitting device and method of making same |
| US7514726B2 (en) | 2006-03-21 | 2009-04-07 | The United States Of America As Represented By The Aministrator Of The National Aeronautics And Space Administration | Graded index silicon geranium on lattice matched silicon geranium semiconductor alloy |
| US7623560B2 (en) | 2007-09-27 | 2009-11-24 | Ostendo Technologies, Inc. | Quantum photonic imagers and methods of fabrication thereof |
| US8058802B2 (en) | 2007-09-28 | 2011-11-15 | General Electric Company | Thermal management article and method |
| US7976630B2 (en) * | 2008-09-11 | 2011-07-12 | Soraa, Inc. | Large-area seed for ammonothermal growth of bulk gallium nitride and method of manufacture |
| US7851242B2 (en) | 2008-12-17 | 2010-12-14 | Palo Alto Research Center Incorporated | Monolithic white and full-color light emitting diodes using optically pumped multiple quantum wells |
| KR20100106053A (en) * | 2009-03-23 | 2010-10-01 | 삼성전자주식회사 | Light emitting device, light emitting system comprising the same, and method of fabricating thereof |
| US20110014739A1 (en) | 2009-07-16 | 2011-01-20 | Kondakov Denis Y | Making an emissive layer for multicolored oleds |
| WO2013109908A1 (en) * | 2012-01-18 | 2013-07-25 | The Penn State Research Foundation | Application of semiconductor quantum dot phosphors in nanopillar light emitting diodes |
| US8889436B2 (en) * | 2012-04-25 | 2014-11-18 | Epistar Corporation | Method for manufacturing optoelectronic devices |
-
2014
- 2014-05-16 US US14/279,614 patent/US9455374B2/en active Active
- 2014-05-16 WO PCT/US2014/038437 patent/WO2014186731A1/en active Application Filing
-
2016
- 2016-09-13 US US15/264,083 patent/US9711680B2/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050087746A1 (en) * | 2003-10-22 | 2005-04-28 | Olga Kryliouk | Group III-nitride on Si using epitaxial BP buffer layer |
| US20070069195A1 (en) * | 2005-09-27 | 2007-03-29 | United States Of America As Represented By The Administrator Of The Nasa | Silicon germanium semiconductive alloy and method of fabricating same |
| US20090103680A1 (en) * | 2007-10-18 | 2009-04-23 | U.S.A As Represented By The Administrator Of The National Aeronautics And Space Administration | Method Of Generating X-Ray Diffraction Data For Integral Detection Of Twin Defects In Super-Hetero-Epitaxial Materials |
| US20090206368A1 (en) * | 2007-10-18 | 2009-08-20 | U.S.A As Represented By The Administrator Of The National Aeronautics And Space Administration | Rhombohedral cubic semiconductor materials on trigonal substrate with single crystal properties and devices based on such materials |
| US20090220047A1 (en) * | 2007-10-18 | 2009-09-03 | The United States Of America As Represented By The Administrator Of The National Aeronautics | Hybrid Bandgap Engineering For Super-Hetero-Epitaxial Semiconductor Materials, and Products Thereof |
Non-Patent Citations (1)
| Title |
|---|
| SKUZA ET AL.: "Feasibility Study of Cargo Airship Transportation Systems Powered by New Green Energy Technologies.", April 2014 (2014-04-01), pages 34 - 49, Retrieved from the Internet <URL:http://ntrs.nasa.gov/archive/nasa/casi.ntrs.nasa.gov/20140006040.pdf> [retrieved on 20140828] * |
Also Published As
| Publication number | Publication date |
|---|---|
| US20160380148A1 (en) | 2016-12-29 |
| US9455374B2 (en) | 2016-09-27 |
| US20140339580A1 (en) | 2014-11-20 |
| US9711680B2 (en) | 2017-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9711680B2 (en) | Integrated multi-color light emitting device made with hybrid crystal structure | |
| US20100308300A1 (en) | Integrated circuit light emission device, module and fabrication process | |
| US8507365B2 (en) | Growth of coincident site lattice matched semiconductor layers and devices on crystalline substrates | |
| US8313963B2 (en) | Light emitting device | |
| US7956370B2 (en) | Silicon based solid state lighting | |
| US8642369B2 (en) | Vertically structured LED by integrating nitride semiconductors with Zn(Mg,Cd,Be)O(S,Se) and method for making same | |
| US20090108276A1 (en) | High Efficiency Dilute Nitride Light Emitting Diodes | |
| US20110114917A1 (en) | Light emitting device | |
| US20170004962A1 (en) | Double sided si(ge)/sapphire/iii-nitride hybrid structure | |
| US20100012954A1 (en) | Vertical III-Nitride Light Emitting Diodes on Patterned Substrates with Embedded Bottom Electrodes | |
| KR101322927B1 (en) | Light emitting diode device and method for fabricating the same | |
| KR101810609B1 (en) | Semiconductor device and method of manufacturing the same | |
| US9425249B2 (en) | Coincident site lattice-matched growth of semiconductors on substrates using compliant buffer layers | |
| KR100855908B1 (en) | P-n junction-type compound semiconductor light-emitting diode | |
| WO2005106980A1 (en) | Compound semiconductor light-emitting device | |
| JPH04323880A (en) | Material for gallium nitride-based semiconductor light emitting element | |
| JPH11274565A (en) | Ii-vi compound semiconductor film on inp substrate | |
| KR100981077B1 (en) | Compound semiconductor device | |
| JPH04299876A (en) | Semiconductor light emitting element material | |
| US9076913B2 (en) | Group iii nitride semiconductor light-emitting element | |
| RU60269U1 (en) | LED HETEROSTRUCTURE ON A SUBSTRATE OF SINGLE-CRYSTAL SAPPHIRE | |
| RU2650606C2 (en) | HETEROSTRUCTURE OF GaPAsN LED AND PHOTODETECTOR ON Si SUBSTRATE AND METHOD OF ITS MANUFACTURE | |
| Réti et al. | MBE technology in the colourful LED and solar cell production | |
| US20180237941A1 (en) | Methods for forming nanowire photonic devices on a flexible polycrystalline substrate | |
| May | Investigation and Engineering of the Homogeneity and Current Injection of Molecular Beam Epitaxy Grown III-Nitride Nanowire Ultraviolet Light Emitting Diodes |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14797100 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 14797100 Country of ref document: EP Kind code of ref document: A1 |