A semiconductor memory circuit is arranged with an ordinary crosspoint row-column array of dynamic capacitor memory storage cells. Word serial content addressing is enabled by adding a separate combinational logic device, only one such device for each entire column bit line, typically comprising a comparator...http://www.google.fr/patents/US4794559?utm_source=gb-gplus-shareBrevet US4794559 - Content addressable semiconductor memory arrays
