A circuit and method comprising a memory array and a plurality of address circuits. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The plurality of address circuits may each be configured to generate one of said...http://www.google.fr/patents/US6134181?utm_source=gb-gplus-shareBrevet US6134181 - Configurable memory block
