A system and method for detecting timing design errors in a design having multiple state devices clocked by multiple clock signals. The design includes at least first and second state devices clocked by first and second clock signals. A reference time is designated, and a time differential...http://www.google.fr/patents/US5761097?utm_source=gb-gplus-shareBrevet US5761097 - Logic timing analysis for multiple-clock designs
