Data processing apparatus comprising: a processor core having means for executing successive program instruction words of a predetermined plurality of instruction sets; a data memory for storing program instruction words to be executed; a program counter register for indicating the address of a next...http://www.google.fr/patents/US6021265?utm_source=gb-gplus-shareBrevet US6021265 - Interoperability with multiple instruction sets
