A parallel-pipeline video signal processing system is disclosed which includes a statistical decoder, an arithmetic and logic unit and a pixel interpolator which operate in parallel under the control of sequencing circuitry to expand a compressed video signal. The video signal may have been developed...http://www.google.fr/patents/US4823201?utm_source=gb-gplus-shareBrevet US4823201 - Processor for expanding a compressed video signal
