A peripheral device containing a control circuit with internal timing which enables it to independently adjust the timing of an interrupt acknowledge cycle. The circuit senses a timing signal from the CPU and asserts a control signal to suspend the operation of the CPU for a predetermined period of time....http://www.google.fr/patents/US5032982?utm_source=gb-gplus-shareBrevet US5032982 - Device for timing interrupt acknowledge cycles
