A circuit arrangement is provided for switching serial data packets through a network destined for one of a plurality of possible outgoing lines. Minimal delay is achieved by shifting the data through a shift register having length equivalent to the destination address of the incoming serial data packet....http://www.google.fr/patents/US4641302?utm_source=gb-gplus-shareBrevet US4641302 - High speed packet switching arrangement
